The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Keoncheol Shin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Keoncheol Shin, Taewhan Kim
    An integrated approach to timing-driven synthesis and placement of arithmetic circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:155-158 [Conf]
  2. Keoncheol Shin, Jungeun Kim, Seonggun Kim, Hwansoo Han
    Restructuring field layouts for embedded memory systems. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:937-942 [Conf]
  3. Keoncheol Shin, Taewhan Kim
    Leakage power minimization for the synthesis of parallel multiplier circuits. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:166-169 [Conf]
  4. Keoncheol Shin, Taewhan Kim
    Tight integration of timing-driven synthesis and placement of parallel multiplier circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:7, pp:766-775 [Journal]
  5. Jinseong Jeon, Keoncheol Shin, Hwansoo Han
    Layout Transformations for Heap Objects Using Static Access Patterns. [Citation Graph (0, 0)][DBLP]
    CC, 2007, pp:187-201 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002