The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shang-Wei Tu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang
    Layout techniques for on-chip interconnect inductance reduction. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:269-273 [Conf]
  2. Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang
    RLC effects on worst-case switching pattern for on-chip buses. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:945-948 [Conf]

  3. RLC coupling-aware simulation for on-chip buses and their encoding for delay reduction. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002