The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Seongmoon Wang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Seongmoon Wang, Srimat T. Chakradhar, Kedarnath J. Balakrishnan
    Re-configurable embedded core test protocol. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:234-237 [Conf]
  2. Mango Chia-Tso Chao, Kwang-Ting Cheng, Seongmoon Wang, Srimat T. Chakradhar, Wen-Long Wei
    Unknown-tolerance analysis and test-quality control for test response compaction using space compactors. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:1083-1088 [Conf]
  3. Seongmoon Wang, Sandeep K. Gupta
    ATPG for Heat Dissipation Minimization During Scan Testing. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:614-619 [Conf]
  4. Mango Chia-Tso Chao, Seongmoon Wang, Srimat T. Chakradhar, Wenlong Wei, Kwang-Ting Cheng
    Coverage loss by using space compactors in presence of unknown values. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:1053-1054 [Conf]
  5. Seongmoon Wang, Kedarnath J. Balakrishnan, Srimat T. Chakradhar
    Efficient unknown blocking using LFSR reseeding. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:1051-1052 [Conf]
  6. Seongmoon Wang, Xiao Liu, Srimat T. Chakradhar
    Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:1296-1301 [Conf]
  7. Mango Chia-Tso Chao, Seongmoon Wang, Srimat T. Chakradhar, Kwang-Ting Cheng
    Response shaper: a novel technique to enhance unknown tolerance for output response compaction. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:80-87 [Conf]
  8. Mango Chia-Tso Chao, Seongmoon Wang, Srimat T. Chakradhar, Kwang-Ting Cheng
    ChiYun Compact: A Novel Test Compaction Technique for Responses with Unknown Values. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:147-152 [Conf]
  9. Seongmoon Wang, Sandeep K. Gupta
    LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:85-94 [Conf]
  10. Seongmoon Wang
    Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST. [Citation Graph (0, 0)][DBLP]
    ITC, 2002, pp:834-843 [Conf]
  11. Seongmoon Wang, Srimat T. Chakradhar
    A Scalable Scan-Path Test Point Insertion Technique to Enhance Delay Fault Coverage for Standard Scan Designs. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:574-583 [Conf]
  12. Seongmoon Wang, Sandeep K. Gupta
    ATPG for Heat Dissipation Minimization During Test Application. [Citation Graph (0, 0)][DBLP]
    ITC, 1994, pp:250-258 [Conf]
  13. Seongmoon Wang, Sandeep K. Gupta
    DS-LFSR: A New BIST TPG for Low Heat Dissipation. [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:848-857 [Conf]
  14. Kedarnath J. Balakrishnan, Seongmoon Wang, Srimat T. Chakradhar
    PIDISC: Pattern Independent Design Independent Seed Compression Technique. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:811-817 [Conf]
  15. Wei Li, Seongmoon Wang, Srimat T. Chakradhar, Sudhakar M. Reddy
    Distance Restricted Scan Chain Reordering to Enhance Delay Fault Coverage. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:471-478 [Conf]
  16. Rajamani Sethuram, Seongmoon Wang, Srimat T. Chakradhar, Michael L. Bushnell
    Zero Cost Test Point Insertion Technique for Structured ASICs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:357-363 [Conf]
  17. Seongmoon Wang, Sandeep K. Gupta
    ATPG for Heat Dissipation Minimization During Test Application. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:2, pp:256-262 [Journal]
  18. Seongmoon Wang, Srimat T. Chakradhar
    A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:8, pp:1555-1564 [Journal]
  19. Seongmoon Wang, Sandeep K. Gupta
    DS-LFSR: a BIST TPG for low switching activity. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:7, pp:842-851 [Journal]
  20. Seongmoon Wang, Sandeep K. Gupta
    An automatic test pattern generator for minimizing switching activity during scan testing activity. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:8, pp:954-968 [Journal]
  21. Seongmoon Wang, S. K. Gupta
    LT-RTPG: a new test-per-scan BIST TPG for low switching activity. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:8, pp:1565-1574 [Journal]
  22. Seongmoon Wang, Wenlong Wei, Srimat T. Chakradhar
    Unknown blocking scheme for low control data volume and high observability. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:33-38 [Conf]
  23. Zhanglei Wang, Krishnendu Chakrabarty, Seongmoon Wang
    SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:201-206 [Conf]
  24. Seongmoon Wang
    A BIST TPG for Low Power Dissipation and High Fault Coverage. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:7, pp:777-789 [Journal]

  25. A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture. [Citation Graph (, )][DBLP]


  26. Machine learning-based volume diagnosis. [Citation Graph (, )][DBLP]


  27. A self-diagnosis technique using Reed-Solomon codes for self-repairing chips. [Citation Graph (, )][DBLP]


  28. A hybrid scheme for compacting test responses with unknown values. [Citation Graph (, )][DBLP]


Search in 0.025secs, Finished in 0.026secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002