The SCEAS System
Navigation Menu

Search the dblp DataBase


Andre Guntoro: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tudor Murgan, Abdulfattah Mohammad Obeid, Andre Guntoro, Peter Zipf, Manfred Glesner, Ulrich Heinkel
    Design and Implementation of a Multi-Core Architecture for Overhead Processing in Optical Transport Networks. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2005, pp:151-156 [Conf]
  2. Tudor Murgan, Andre Guntoro, Heiko Hinkelmann, P. B. Bacinschi, Manfred Glesner
    Low-Complexity Adaptive Encoding Schemes Based on Partial Bus-Invert for Power Reduction in Buses Exhibiting Capacitive Coupling. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2007, pp:7-14 [Conf]
  3. Andre Guntoro, Peter Zipf, Oliver Soffke, Harald Klingbeil, Martin Kumm, Manfred Glesner
    Implementation of Realtime and Highspeed Phase Detector on FPGA. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:1-11 [Conf]

  4. Novel approach on lifting-based DWT and IDWT processor with multi-context configuration to support different wavelet filters. [Citation Graph (, )][DBLP]

  5. A flexible floating-point wavelet transform and wavelet packet processor. [Citation Graph (, )][DBLP]

  6. A lifting-based DWT and IDWT processor with multi-context configuration and normalization factor. [Citation Graph (, )][DBLP]

  7. High-performance fpga-based floating-point adder with three inputs. [Citation Graph (, )][DBLP]

  8. Configurable VLSI Architecture of a General Purpose Lifting-based Wavelet Processor. [Citation Graph (, )][DBLP]

Search in 0.254secs, Finished in 0.254secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002