The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Po-Hui Yang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jinn-Shyan Wang, Po-Hui Yang
    Power analysis and implementation of a low-power 300 MHz 8-b × 8-b pipelined multiplier. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2000, pp:225-228 [Conf]
  2. Shuenn-Yuh Lee, Yueh-Lun Tsai, Wei-Zen Su, Po-Hui Yang
    A 2.5 V switched-current sigma-delta modulator with a novel class AB memory cell. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:613-616 [Conf]
  3. Jinn-Shyan Wang, Po-Hui Yang, Wayne Tseng
    Low-power embedded SRAM macros with current-mode read/write operations. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1998, pp:282-287 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002