The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dominik Stoffel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Markus Wedler, Dominik Stoffel, Wolfgang Kunz
    Exploiting state encoding for invariant generation in induction-based property checking. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:424-429 [Conf]
  2. Markus Wedler, Dominik Stoffel, Wolfgang Kunz
    Normalization at the arithmetic bit level. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:457-462 [Conf]
  3. Markus Wedler, Dominik Stoffel, Wolfgang Kunz
    Using RTL Statespace Information and State Encoding for Induction Based Property Checking. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:11156-11157 [Conf]
  4. Markus Wedler, Dominik Stoffel, Wolfgang Kunz
    Arithmetic Reasoning in DPLL-Based SAT Solving. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:30-35 [Conf]
  5. Klaus Winkelmann, Hans-Joachim Trylus, Dominik Stoffel, Görschwin Fey
    Cost-Efficient Block Verification for a UMTS Up-Link Chip-Rate Coprocessor. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:162-167 [Conf]
  6. Kolja Sulimma, Dominik Stoffel, Wolfgang Kunz
    Accelerating Boolean Implications with FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:532-537 [Conf]
  7. Minh D. Nguyen, Dominik Stoffel, Wolfgang Kunz
    Enhancing BMC-based Protocol Verification Using Transition-By-Transition FSM Traversal. [Citation Graph (0, 0)][DBLP]
    GI Jahrestagung (1), 2005, pp:303-307 [Conf]
  8. Ingmar Neumann, Dominik Stoffel, Hendrik Hartje, Wolfgang Kunz
    Cell replication and redundancy elimination during placement for cycle time optimization. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1999, pp:25-30 [Conf]
  9. Minh D. Nguyen, Dominik Stoffel, Markus Wedler, Wolfgang Kunz
    Transition-by-transition FSM traversal for reachability analysis in bounded model checking. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:1068-1075 [Conf]
  10. Dominik Stoffel, Wolfgang Kunz
    Verification of Integer Multipliers on the Arithmetic Bit Level. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2001, pp:183-189 [Conf]
  11. Dominik Stoffel, Wolfgang Kunz
    Record & play: a structural fixed point iteration for sequential circuit verification. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1997, pp:394-399 [Conf]
  12. Ingmar Neumann, Dominik Stoffel, Kolja Sulimma, Michel R. C. M. Berkelaar, Wolfgang Kunz
    Layout Driven Optimization of Datapath Circuits using Arithmetic Reasoning. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:350-353 [Conf]
  13. Hendrik Hartje, Ingmar Neumann, Dominik Stoffel, Wolfgang Kunz
    Cycle time optimization by timing driven placement with simultaneous netlist transformations. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2001, pp:359-362 [Conf]
  14. Markus Wedler, Dominik Stoffel, Wolfgang Kunz
    Improving Structural FSM Traversal by Constraint-Satisfying Logic Simulation. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2002, pp:151-158 [Conf]
  15. Wolfgang Kunz, Dominik Stoffel, Premachandran R. Menon
    Logic optimization and equivalence checking by implication analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:3, pp:266-281 [Journal]
  16. Dominik Stoffel, Wolfgang Kunz
    Equivalence checking of arithmetic circuits on the arithmetic bit level. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:5, pp:586-597 [Journal]
  17. Dominik Stoffel, Markus Wedler, Peter Warkentin, Wolfgang Kunz
    Structural FSM traversal. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:5, pp:598-619 [Journal]

  18. An Algebraic Approach for Proving Data Correctness in Arithmetic Data Paths. [Citation Graph (, )][DBLP]


  19. Analyzing k-step induction to compute invariants for SAT-based property checking. [Citation Graph (, )][DBLP]


  20. Formal Verification of Systems-on-Chip - Industrial Experiences and Scientific Perspectives. [Citation Graph (, )][DBLP]


  21. Modeling of Custom-Designed Arithmetic Components for ABL Normalization. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002