The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ulrich Kleine: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Markus Wolf, Ulrich Kleine, Frédéric Schafer
    A Novel Design Assistant for Analog Circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1998, pp:495-500 [Conf]
  2. Christian Paulus, Ulrich Kleine, Roland Thewes
    Area Optimization of Analog Circuits Considering Matching Constraints. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:738- [Conf]
  3. Markus Wolf, Ulrich Kleine
    Automatic Topology Optimization for Analog Module Generators. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:961-962 [Conf]
  4. Lihong Zhang, Ulrich Kleine
    A novel analog layout synthesis tool. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2004, pp:101-104 [Conf]
  5. M. Wolf, U. Kleine
    Reliability driven module generation for analog layouts. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:412-415 [Conf]
  6. Lihong Zhang, Ulrich Kleine
    A genetic approach to analog module placement with simulated annealing. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:345-348 [Conf]
  7. Falk Roewer, Ulrich Kleine, Klaus-Eberhard Salzwedel, Felix Mednikov, Chhrisitan Pfaffinger, Martin Sellen
    A programmable inductive position sensor interface circuit. [Citation Graph (0, 0)][DBLP]
    Integration, 2004, v:38, n:2, pp:227-243 [Journal]
  8. Lihong Zhang, Rabin Raut, Yingtao Jiang, Ulrich Kleine
    Placement Algorithm in Analog-Layout Designs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:10, pp:1889-1903 [Journal]
  9. Lihong Zhang, Ulrich Kleine, Yingtao Jiang
    An automated design tool for analog layouts. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:8, pp:881-894 [Journal]
  10. Björn Lipka, Ulrich Kleine
    Design of a Linear Power Amplifier with +/-1.5V Power Supply Using ALADIN. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:97-106 [Conf]

  11. Application independent module generation in analog layouts. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002