The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marcelo de Souza Moraes: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Margrit R. Krug, Marcelo de Souza Moraes, Marcelo S. Lubaszewski
    Using a software testing technique to identify registers for partial scan implementation. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:208-213 [Conf]
  2. Marcelo Moraes, Érika F. Cota, Luigi Carro, Flávio Rech Wagner, Marcelo Lubaszewski
    A constraint-based solution for on-line testing of processors embedded in real-time applications. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2005, pp:68-73 [Conf]
  3. Margrit R. Krug, Marcelo S. Lubaszewski, Marcelo de Souza Moraes
    Improving ATPG Gate-Level Fault Coverage by using Test Vectors generated from Behavioral HDL Descriptions. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:314-319 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002