The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Cheng-Tao Hsieh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kai-Chiang Wu, Cheng-Tao Hsieh, Shih-Chieh Chang
    Delay variation tolerance for domino circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:354-359 [Conf]
  2. Shih-Chieh Chang, Cheng-Tao Hsieh, Kai-Chiang Wu
    Re-synthesis for delay variation tolerance. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:814-819 [Conf]
  3. Cheng-Tao Hsieh, Jian-Cheng Lin, Shih-Chieh Chang
    A vectorless estimation of maximum instantaneous current for sequential circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2004, pp:537-540 [Conf]
  4. Cheng-Tao Hsieh, Jian-Cheng Lin, Shih-Chieh Chang
    Efficient Transition-Mode Boolean Characteristic Function with Its Application to Maximum Instantaneous Current Analysis. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:602-606 [Conf]

  5. Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002