The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tung-Chieh Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jen-Yi Wuu, Tung-Chieh Chen, Yao-Wen Chang
    SoC test scheduling using the B-tree based floorplanning technique. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:1188-1191 [Conf]
  2. Tung-Chieh Chen, Yao-Wen Chang, Shyh-Chang Lin
    IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:159-164 [Conf]
  3. Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang
    A high-quality mixed-size analytical placer considering preplaced blocks and density constraints. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2006, pp:187-192 [Conf]
  4. Tung-Chieh Chen, Yao-Wen Chang
    Modern floorplanning based on fast simulated annealing. [Citation Graph (0, 0)][DBLP]
    ISPD, 2005, pp:104-112 [Conf]
  5. Tung-Chieh Chen, Tien-Chang Hsu, Zhe-Wei Jiang, Yao-Wen Chang
    NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. [Citation Graph (0, 0)][DBLP]
    ISPD, 2005, pp:236-238 [Conf]
  6. Zhe-Wei Jiang, Tung-Chieh Chen, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang
    NTUplace2: a hybrid placer using partitioning and analytical techniques. [Citation Graph (0, 0)][DBLP]
    ISPD, 2006, pp:215-217 [Conf]
  7. Tung-Chieh Chen, Yao-Wen Chang
    Modern Floorplanning Based on B*-Tree and Fast Simulated Annealing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:4, pp:637-650 [Journal]
  8. Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Fwu-Juh Huang, Denny Liu
    MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:447-452 [Conf]
  9. Tung-Chieh Chen, Yi-Lin Chuang, Yao-Wen Chang
    X-architecture placement based on effective wire models. [Citation Graph (0, 0)][DBLP]
    ISPD, 2007, pp:87-94 [Conf]

  10. An integrated nonlinear placement framework with congestion and porosity aware buffer planning. [Citation Graph (, )][DBLP]


  11. Metal-density driven placement for cmp variation and routability. [Citation Graph (, )][DBLP]


Search in 0.035secs, Finished in 0.035secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002