Search the dblp DataBase
Egino Sarto: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Jinjun Xiong, Yiu-Chung Wong, Egino Sarto, Lei He
Constraint driven I/O planning and placement for chip-package co-design. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:207-212 [Conf] - Andrew B. Kahng, Sudhakar Muddu, Egino Sarto
On switch factor based analysis of coupled RC interconnects. [Citation Graph (0, 0)][DBLP]
DAC, 2000, pp:79-84 [Conf] - Kaushik Sheth, Egino Sarto, Joel McGrath
The importance of adopting a package-aware chip design flow. [Citation Graph (0, 0)][DBLP]
DAC, 2006, pp:853-856 [Conf] - Andrew B. Kahng, Sudhakar Muddu, Egino Sarto, Rahul Sharma
Interconnect Tuning Strategies for High-Performance Ics. [Citation Graph (0, 0)][DBLP]
DATE, 1998, pp:471-478 [Conf] - Andrew B. Kahng, Sudhakar Muddu, Egino Sarto
Interconnect Optimization Strategies for High-Performance VLSI Designs. [Citation Graph (0, 0)][DBLP]
VLSI Design, 1999, pp:464-469 [Conf]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002