Search the dblp DataBase

Publications of Author

1. Jae-Gon Lee, Wooseung Yang, Young-Su Kwon, Young-Il Kim, Chong-Min Kyung
   Simulation acceleration of transaction-level models for SoC with RTL sub-blocks. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2005, pp:499-502 [Conf]
   
2. Woo-Seung Yang, In-Cheol Park, Chong-Min Kyung
   Low-power high-level synthesis using latches. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2001, pp:462-466 [Conf]
   
3. Young-Il Kim, Woo-Seung Yang, Young-Su Kwon, Chong-Min Kyung
   Communication-efficient hardware acceleration for fast functional simulation. [Citation Graph (0, 0)][DBLP]
   DAC, 2004, pp:293-298 [Conf]
   
4. Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon Choi, Woo-Seung Yang, Hun-Seung Oh, In-Cheol Park, Chong-Min Kyung
   A C-Based RTL Design Verification Methodology for Complex Microprocessor. [Citation Graph (0, 0)][DBLP]
   DAC, 1997, pp:83-88 [Conf]
   
5. Young-Su Kwon, Woo-Seung Yang, Chong-Min Kyung
   Signal Scheduling Driven Circuit Partitioning for Multiple FPGAs with Time-multiplexed Interconnection. [Citation Graph (0, 0)][DBLP]
   VLSI-SOC, 2003, pp:123-128 [Conf]