Search the dblp DataBase

Publications of Author

1. Ying Yi, Mark Milward, Sami Khawam, Ioannis Nousias, Tughrul Arslan
   Automatic synthesis and scheduling of multirate DSP algorithms. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2005, pp:635-638 [Conf]
   
2. Ying Yi, Ioannis Nousias, Mark Milward, Sami Khawam, Tughrul Arslan, Iain Lindsay
   System-level scheduling on instruction cell based reconfigurable systems. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:381-386 [Conf]
   
3. Mark Milward, Jose Luis Nunez, David Mulvaney
   Routing Strategies for High Speed Parallel Data Compression. [Citation Graph (0, 0)][DBLP]
   PDPTA, 2003, pp:635-641 [Conf]
   
4. Mark Milward, Jose Luis Nunez, David Mulvaney
   Design and Implementation of a Lossless Parallel High-Speed Data Compression System. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Parallel Distrib. Syst., 2004, v:15, n:6, pp:481-490 [Journal]
   
5. Nazish Aslam, Mark Milward, Ioannis Nousias, Tughrul Arslan, Ahmet T. Erdogan
   Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
   IPDPS, 2007, pp:1-7 [Conf]
   
6. 
   Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems. [Citation Graph (, )][DBLP]
   
   
7. 
   H.264/AVC In-Loop De-Blocking Filter Targeting a Dynamically Reconfigurable Instruction Cell Based Architecture. [Citation Graph (, )][DBLP]
   
   
8. 
   A Multi Objective GA based Physical Placement Algorithm for Heterogeneous Dynamically Reconfigurable Arrays. [Citation Graph (, )][DBLP]
   
   
9. 
   A Multi-object GA Based Physical Placement Algorithm for Heterogeneous Dynamicaly Reconfigurable Arrays. [Citation Graph (, )][DBLP]
   
   
10. 
    H.264/AVC In-Loop De-Blocking Filter Targeting a Dynamically Reconfigurable Instruction Cell Based Architecture. [Citation Graph (, )][DBLP]
    
    
11. 
    Extensible software emulator for reconfigurable instruction cell based processors. [Citation Graph (, )][DBLP]