The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Liang Yin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Liang Yin, Lei He
    An efficient analytical model of coupled on-chip RLC interconnects. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:385-390 [Conf]
  2. M. Lanus, Liang Yin, Kishor S. Trivedi
    Hierarchical composition and aggregation of state-based availability and performability models. [Citation Graph (0, 0)][DBLP]
    IEEE Transactions on Reliability, 2003, v:52, n:1, pp:44-52 [Journal]

  3. CMOs interface circuitry for a closed-loop capacitive MEMS accelerometer. [Citation Graph (, )][DBLP]


  4. A low-noise CMOS interface circuit for closed-loop accelerometer. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002