Search the dblp DataBase
Wei-Kang Huang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Yinlei Yu, Jian Xu, Wei-Kang Huang, Fabrizio Lombardi
Diagnosing Single Faults for Interconnects in SRAM Based FPGAs. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 1999, pp:283-286 [Conf] - Wenyi Feng, Wei-Kang Huang, Fred J. Meyer, Fabrizio Lombardi
Fault Detection in a Tristate System Environment. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 1998, pp:253-258 [Conf] - Wenyi Feng, Wei-Kang Huang, Fred J. Meyer, Fabrizio Lombardi
A BIST TPG Approach for Interconnect Testing With the IEEE 1149.1 STD. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 1999, pp:95-100 [Conf] - Wei-Kang Huang, M. Y. Zhang, Fred J. Meyer, Fabrizio Lombardi
A XOR-Tree Based Technique for Constant Testability of Configurable FPGAs. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 1997, pp:248-253 [Conf] - Bin Liu, Fabrizio Lombardi, Wei-Kang Huang
Testing programmable interconnect systems: an algorithmic approach. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 2000, pp:311-316 [Conf] - Yinlei Yu, Jian Xu, Wei-Kang Huang, Fabrizio Lombardi
A Diagnosis Method for Interconnects in SRAM Based FPGAs. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 1998, pp:278-282 [Conf] - Yinlei Yu, Jian Xu, Wei-Kang Huang, Fabrizio Lombardi
Minimizing the Number of Programming Steps for Diagnosis of Interconnect Faults in FPGAs. [Citation Graph (0, 0)][DBLP]
Asian Test Symposium, 1999, pp:357-362 [Conf] - Fredrick J. Hill, Eltayeb Abuelyamen, Wei-Kang Huang, Guo-Qiang Shen
A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits. [Citation Graph (0, 0)][DBLP]
DAC, 1988, pp:583-586 [Conf] - Xiao-Tao Chen, Wei-Kang Huang, Nohpill Park, Fred J. Meyer, Fabrizio Lombardi
Novel Approaches for Fault Detection in Two-Dimensional Combinational Arrays. [Citation Graph (0, 0)][DBLP]
DFT, 2001, pp:161-169 [Conf] - Wenyi Feng, Fred J. Meyer, Wei-Kang Huang, Fabrizio Lombardi
On the Complexity of Sequential Testing in Configurable FPGAs. [Citation Graph (0, 0)][DBLP]
DFT, 1998, pp:164-0 [Conf] - Tong Liu, Wei-Kang Huang, Fabrizio Lombardi
Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP]
FPGA, 1995, pp:125-131 [Conf] - Fabrizio Lombardi, David Ashen, Xiao-Tao Chen, Wei-Kang Huang
Diagnosing Programmable Interconnect Systems for FPGAs. [Citation Graph (0, 0)][DBLP]
FPGA, 1996, pp:100-106 [Conf] - Chao Feng, Wei-Kang Huang, Fabrizio Lombardi
A New Diagnosis Approach for Short Faults in Interconnects. [Citation Graph (0, 0)][DBLP]
FTCS, 1995, pp:331-339 [Conf] - Fred J. Meyer, Xiao-Tao Chen, Wei-Kang Huang, Fabrizio Lombardi
Using Virtual Links for Reliable Information Retrieval Across Point-to-Point Networks. [Citation Graph (0, 0)][DBLP]
FTCS, 1997, pp:216-225 [Conf] - Tong Liu, Wei-Kang Huang, Fabrizio Lombardi, Laxmi N. Bhuyan
A Submesh Allocation Scheme for Mesh-Connected Multiprocessor Systems. [Citation Graph (0, 0)][DBLP]
ICPP (2), 1995, pp:159-163 [Conf] - Wei-Kang Huang, Xiao-Tao Chen, Fabrizio Lombardi
On the diagnosis of programmable interconnect systems: Theory and application. [Citation Graph (0, 0)][DBLP]
VTS, 1996, pp:204-211 [Conf] - Wei-Kang Huang, Fabrizio Lombardi
An approach for testing programmable/configurable field programmable gate arrays. [Citation Graph (0, 0)][DBLP]
VTS, 1996, pp:450-455 [Conf] - Xiao-Tao Chen, Wei-Kang Huang, Nohpill Park, Fred J. Meyer, Fabrizio Lombardi
Design Verification of FPGA Implementations. [Citation Graph (0, 0)][DBLP]
IEEE Design & Test of Computers, 1999, v:16, n:2, pp:66-73 [Journal] - Wei-Kang Huang, Fabrizio Lombardi
On the Constant Diagnosability of Baseline Interconnection Networks. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1990, v:39, n:12, pp:1485-1488 [Journal] - Wei-Kang Huang, Fred J. Meyer, Fabrizio Lombardi
An Approach for Detecting Multiple Faulty FPGA Logic Blocks. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:1, pp:48-54 [Journal] - Fabrizio Lombardi, Chao Feng, Wei-Kang Huang
Detection and Location of Multiple Faults in Baseline Interconnection Networks. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1992, v:41, n:10, pp:1340-1344 [Journal] - Fabrizio Lombardi, Wei-Kang Huang
Fault Detection and Design Complextity in C-Testable VLSI Arrays. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1990, v:39, n:12, pp:1477-1481 [Journal] - Wei-Kang Huang, Fabrizio Lombardi
On an improved design approach for C-testable orthogonal iterative arrays. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:5, pp:609-615 [Journal] - Wei-Kang Huang, Yinan N. Shen, Fabrizio Lombardi
New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:3, pp:323-328 [Journal] - Tong Liu, Wei-Kang Huang, Fred J. Meyer, Fabrizio Lombardi
Testing and testable designs for one-time programmable FPGAs. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:11, pp:1370-1375 [Journal] - Wei-Kang Huang, Fred J. Meyer, Xiao-Tao Chen, Fabrizio Lombardi
Testing configurable LUT-based FPGA's. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 1998, v:6, n:2, pp:276-283 [Journal]
A Novel Fault Tolerant Approach for SRAM-Based FPGAs. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.303secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002