|
Search the dblp DataBase
Tiziano Villa:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Lin Yuan, Gang Qu, Tiziano Villa, Alberto L. Sangiovanni-Vincentelli
FSM re-engineering and its application in low power state encoding. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:254-259 [Conf]
- Robert K. Brayton, Gary D. Hachtel, Alberto L. Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen A. Edwards, Sunil P. Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Shiple, Gitanjali Swamy, Tiziano Villa
VIS: A System for Verification and Synthesis. [Citation Graph (0, 0)][DBLP] CAV, 1996, pp:428-432 [Conf]
- Timothy Kam, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
A Fully Implicit Algorithm for Exact State Minimization. [Citation Graph (0, 0)][DBLP] DAC, 1994, pp:684-690 [Conf]
- Alexander Saldanha, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
A Framework for Satisfying Input and Output Encoding Constraints. [Citation Graph (0, 0)][DBLP] DAC, 1991, pp:170-175 [Conf]
- Tiziano Villa, Alberto L. Sangiovanni-Vincentelli
NOVA: State Assignment of Finite State Machines for Optimal Two-level Logic Implementations. [Citation Graph (0, 0)][DBLP] DAC, 1989, pp:327-332 [Conf]
- Anna Bernasconi, Valentina Ciriani, Rolf Drechsler, Tiziano Villa
Efficient minimization of fully testable 2-SPP networks. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:1300-1305 [Conf]
- Alan Mishchenko, Robert K. Brayton, Jie-Hong Roland Jiang, Tiziano Villa, Nina Yevtushenko
Efficient Solution of Language Equations Using Partitioned Representations. [Citation Graph (0, 0)][DBLP] DATE, 2005, pp:418-423 [Conf]
- Nina Yevtushenko, Tiziano Villa, Robert K. Brayton, Alexandre Petrenko, Alberto L. Sangiovanni-Vincentelli
Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations. [Citation Graph (0, 0)][DBLP] DATE, 2003, pp:11154-11155 [Conf]
- Robert K. Brayton, Gary D. Hachtel, Alberto L. Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen A. Edwards, Sunil P. Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Shiple, Gitanjali Swamy, Tiziano Villa
VIS. [Citation Graph (0, 0)][DBLP] FMCAD, 1996, pp:248-256 [Conf]
- Wilsin Gosti, Alberto L. Sangiovanni-Vincentelli, Tiziano Villa, Alexander Saldanha
An Exact Input Encoding Algorithm for BDDs Representing FSMs. [Citation Graph (0, 0)][DBLP] Great Lakes Symposium on VLSI, 1998, pp:294-300 [Conf]
- Tiziano Villa, Svetlana Zharikova, Nina Yevtushenko, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
A new algorithm for the largest compositionally progressive solution of synchronous language equations. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:441-444 [Conf]
- Andrea Balluchi, Luca Benvenuti, Maria Domenica Di Benedetto, Guido M. Miconi, Ugo Pozzi, Tiziano Villa, Howard Wong-Toi, Alberto L. Sangiovanni-Vincentelli
Maximal Safe Set Computation for Idle Speed Control of an Automotive Engine. [Citation Graph (0, 0)][DBLP] HSCC, 2000, pp:32-44 [Conf]
- Evguenii I. Goldberg, Luca P. Carloni, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Negative thinking by incremental problem solving: application to unate covering. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:91-98 [Conf]
- Evguenii I. Goldberg, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
A fast and robust exact algorithm for face embedding. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:296-303 [Conf]
- Nina Yevtushenko, Tiziano Villa, Robert K. Brayton, Alexandre Petrenko, Alberto L. Sangiovanni-Vincentelli
Solution of Parallel Language Equations for Logic Synthesis. [Citation Graph (0, 0)][DBLP] ICCAD, 2001, pp:103-0 [Conf]
- Timothy Kam, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Implicit state minimization of non-deterministic FSMs. [Citation Graph (0, 0)][DBLP] ICCD, 1995, pp:250-257 [Conf]
- Luca P. Carloni, Evguenii I. Goldberg, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Aura II: Combining Negative Thinking and Branch-and-Bound in Unate Covering Problems. [Citation Graph (0, 0)][DBLP] VLSI, 1999, pp:346-361 [Conf]
- Robert K. Brayton, M. Gao, Jie-Hong Roland Jiang, Yunjian Jiang, Yinghua Li, Alan Mishchenko, Subarnarekha Sinha, Tiziano Villa
Optimization of Multi-Valued Multi-Level Networks. [Citation Graph (0, 0)][DBLP] ISMVL, 2002, pp:168-0 [Conf]
- Nina Yevtushenko, Tiziano Villa, Robert K. Brayton, Alexandre Petrenko, Alberto L. Sangiovanni-Vincentelli
Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations. [Citation Graph (0, 0)][DBLP] IWLS, 2002, pp:45-50 [Conf]
- Arlindo L. Oliveira, Luca P. Carloni, Tiziano Villa, Alberto L. Sangiovanni-Vincentelli
Exact Minimization of Binary Decision Diagrams Using Implicit Techniques. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 1998, v:47, n:11, pp:1282-1296 [Journal]
- Evguenii I. Goldberg, Luca P. Carloni, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Negative thinking in branch-and-bound: the case of unate covering. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:3, pp:281-294 [Journal]
- Evguenii I. Goldberg, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Theory and algorithms for face hypercube embedding. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:6, pp:472-488 [Journal]
- Timothy Kam, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Implicit computation of compatible sets for state minimization of ISFSMs. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:7, pp:657-676 [Journal]
- Timothy Kam, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Theory and algorithms for state minimization of nondeterministic FSMs. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:11, pp:1311-1322 [Journal]
- Alexander Saldanha, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Satisfaction of input and output encoding constraints. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:5, pp:589-602 [Journal]
- Christopher Umans, Tiziano Villa, Alberto L. Sangiovanni-Vincentelli
Complexity of two-level logic minimization. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:7, pp:1230-1246 [Journal]
- Tiziano Villa, Timothy Kam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Explicit and implicit algorithms for binate covering problems. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:7, pp:677-691 [Journal]
- Tiziano Villa, Alberto L. Sangiovanni-Vincentelli
NOVA: state assignment of finite state machines for optimal two-level logic implementation. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:9, pp:905-924 [Journal]
- Tiziano Villa, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Symbolic two-level minimization. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:7, pp:692-708 [Journal]
- Alan Mishchenko, Robert K. Brayton, Jie-Hong Roland Jiang, Tiziano Villa, Nina Yevtushenko
Efficient Solution of Language Equations Using Partitioned Representations [Citation Graph (0, 0)][DBLP] CoRR, 2007, v:0, n:, pp:- [Journal]
On decomposing Boolean functions via extended cofactoring. [Citation Graph (, )][DBLP]
The impact of EFSM composition on functional ATPG. [Citation Graph (, )][DBLP]
Logic Minimization and Testability of 2SPP-P-Circuits. [Citation Graph (, )][DBLP]
Discussion on Supervisory Control by Solving Automata Equation [Citation Graph (, )][DBLP]
Search in 0.060secs, Finished in 0.063secs
|