|
Search the dblp DataBase
Pascal Urard:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Nacer-Eddine Zergainoh, Katalin Popovici, Ahmed Amine Jerraya, Pascal Urard
IP-block-based design environment for high-throughput VLSI dedicated digital signal processing systems. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:612-618 [Conf]
- Francine Bacchini, David Maliniak, Terry Doherty, Peter McShane, Suhas A. Pai, Sriram Sundararajan, Soo-Kwan Eo, Pascal Urard
ESL: building the bridge between systems to silicon. [Citation Graph (0, 0)][DBLP] DAC, 2005, pp:69-70 [Conf]
- Anoosh Hosseini, Ashish Parikh, H. T. Chin, Pascal Urard, Emil F. Girczyc, S. Bloch
Building a standard ESL design and verification methodology: is it just a dream? [Citation Graph (0, 0)][DBLP] DAC, 2006, pp:370-371 [Conf]
- Pascal Urard, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Yeo, B. Gupta
A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3). [Citation Graph (0, 0)][DBLP] DAC, 2005, pp:547-548 [Conf]
- Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin
A design methodology for space-time adapter. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:347-352 [Conf]
- Ludovic Tambour, Nacer-Eddine Zergainoh, Pascal Urard, Henri Michel, Ahmed Amine Jerraya
An Efficient Methodology and Semi-Automated Flow for Design and Validation of Complex Digital Signal Processing ASICS Macro-Cells. [Citation Graph (0, 0)][DBLP] IEEE International Workshop on Rapid System Prototyping, 2003, pp:56-63 [Conf]
- Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin
A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver. [Citation Graph (0, 0)][DBLP] ISCAS, 2007, pp:2946-2949 [Conf]
- Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin
A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver [Citation Graph (0, 0)][DBLP] CoRR, 2007, v:0, n:, pp:- [Journal]
- Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin
A Design Methodology for Space-Time Adapter [Citation Graph (0, 0)][DBLP] CoRR, 2007, v:0, n:, pp:- [Journal]
- Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin
Méthodologie de modélisation et d'implémentation d'adaptateurs spatio-temporels [Citation Graph (0, 0)][DBLP] CoRR, 2007, v:0, n:, pp:- [Journal]
- Cyrille Chavet, Philippe Coussy, Pascal Urard, Eric Martin
Application of a design space exploration tool to enhance interleaver generation [Citation Graph (0, 0)][DBLP] CoRR, 2007, v:0, n:, pp:- [Journal]
Leveraging sequential equivalence checking to enable system-level to RTL flows. [Citation Graph (, )][DBLP]
Low-Complexity, Low-Memory EMS Algorithm for Non-Binary LDPC Codes. [Citation Graph (, )][DBLP]
A design flow dedicated to multi-mode architectures for DSP applications. [Citation Graph (, )][DBLP]
Static Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures [Citation Graph (, )][DBLP]
Functional Equivalence Verification Tools in High-Level Synthesis Flows. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|