The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Manjit Borah: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zhengyong Zhu, Khosro Rouz, Manjit Borah, Chung-Kuan Cheng, Ernest S. Kuh
    Efficient transient simulation for transistor-level analysis. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:240-243 [Conf]
  2. Huzefa Mehta, Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    Accurate Estimation of Combinational Circuit Activity. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:618-622 [Conf]
  3. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    Fast algorithm for performance-oriented Steiner routing. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1995, pp:198-203 [Conf]
  4. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    Recent Developments in Performance Driven Steiner Routing: An Overview. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1996, pp:137-142 [Conf]
  5. Manjit Borah, Chetana Nagendra, Robert Michael Owens, Mary Jane Irwin
    The MGAP: A High Performance, User Programmable, Multifunctional Architecture for DS. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1994, pp:96-104 [Conf]
  6. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    High-throughput and low-power DSP using clocked-CMOS circuitry. [Citation Graph (0, 0)][DBLP]
    ISLPD, 1995, pp:139-144 [Conf]
  7. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint. [Citation Graph (0, 0)][DBLP]
    ISLPD, 1995, pp:167-172 [Conf]
  8. Gautam Barua, Manjit Borah
    Integrity and Security Issues in Multisignature Document Mailing Systems. [Citation Graph (0, 0)][DBLP]
    NETWORKS, 1992, pp:193-198 [Conf]
  9. Cyrus Bamji, Manjit Borah
    An Improved Cost Heuristic for Transistor Sizing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:534-0 [Conf]
  10. Manjit Borah, Mary Jane Irwin, Robert Michael Owens
    Minimizing power consumption of static CMOS circuits by transistor sizing and input reordering. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1995, pp:294-298 [Conf]
  11. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    A Fast and Simple Steiner Routing Heuristic. [Citation Graph (0, 0)][DBLP]
    Discrete Applied Mathematics, 1999, v:90, n:1-3, pp:51-67 [Journal]
  12. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    An edge-based heuristic for Steiner routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:12, pp:1563-1568 [Journal]
  13. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    Transistor sizing for low power CMOS circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:6, pp:665-671 [Journal]
  14. Manjit Borah, Robert Michael Owens, Mary Jane Irwin
    A fast algorithm for minimizing the Elmore delay to identified critical sinks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:7, pp:753-759 [Journal]

Search in 0.037secs, Finished in 0.038secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002