The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sergei Y. Larin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chao-ying Fu, Matthew D. Jennings, Sergei Y. Larin, Thomas M. Conte
    Value Speculation Scheduling for High Performance Processors. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1998, pp:262-271 [Conf]
  2. Thomas M. Conte, Sanjeev Banerjia, Sergei Y. Larin, Kishore N. Menezes, Sumedh W. Sathaye
    Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings. [Citation Graph (0, 0)][DBLP]
    MICRO, 1996, pp:201-211 [Conf]
  3. Sergei Y. Larin, Thomas M. Conte
    Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors. [Citation Graph (0, 0)][DBLP]
    MICRO, 1999, pp:82-92 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002