The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Henry Hoffmann: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael I. Gordon, William Thies, Michal Karczmarek, Jasper Lin, Ali S. Meli, Andrew A. Lamb, Chris Leger, Jeremy Wong, Henry Hoffmann, David Maze, Saman P. Amarasinghe
    A stream compiler for communication-exposed architectures. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 2002, pp:291-303 [Conf]
  2. M. Drake, Henry Hoffmann, Rodric M. Rabbah, Saman P. Amarasinghe
    MPEG-2 decoding in a stream programming language. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  3. Michael Bedford Taylor, Walter Lee, Jason E. Miller, David Wentzlaff, Ian Bratt, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jason Sungtae Kim, James Psota, Arvind Saraf, Nathan Shnidman, Volker Strumpen, Matthew Frank, Saman P. Amarasinghe, Anant Agarwal
    Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:2-13 [Conf]
  4. Michael Bedford Taylor, Jason Sungtae Kim, Jason E. Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matthew Frank, Saman P. Amarasinghe, Anant Agarwal
    The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2002, v:22, n:2, pp:25-35 [Journal]
  5. William Thies, Michal Karczmarek, Michael I. Gordon, David Maze, Jeremy Wong, Henry Hoffmann, Matthew Brown, Saman P. Amarasinghe
    A common machine language for grid-based architectures. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2002, v:30, n:3, pp:13-14 [Journal]
  6. David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, John F. Brown III, Anant Agarwal
    On-Chip Interconnection Architecture of the Tile Processor. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:5, pp:15-31 [Journal]

  7. Automatic Parallelization with pMapper. [Citation Graph (, )][DBLP]


  8. Remote Store Programming. [Citation Graph (, )][DBLP]


  9. Quality of service profiling. [Citation Graph (, )][DBLP]


  10. Application heartbeats for software performance and health. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002