The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Daniel Citron: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Daniel Citron, Dror G. Feitelson, Larry Rudolph
    Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1998, pp:252-261 [Conf]
  2. Daniel Citron, Gadi Haber, Roy Levin
    Reducing program image size by extracting frozen code and data. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2004, pp:297-305 [Conf]
  3. Daniel Citron, Larry Rudolph
    Creating a Wider Bus Using Caching Techniques. [Citation Graph (0, 0)][DBLP]
    HPCA, 1995, pp:90-99 [Conf]
  4. Yosi Ben-Asher, Daniel Citron, Gadi Haber
    Overlapping Memory Operations with Circuit Evaluation in Reconfigurable Computing. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  5. Daniel Citron
    MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences. [Citation Graph (0, 0)][DBLP]
    ISCA, 2003, pp:52-59 [Conf]
  6. Brad Calder, Daniel Citron, Yale N. Patt, J. Smith
    The future of simulation: A field of dreams. [Citation Graph (0, 0)][DBLP]
    ISPASS, 2004, pp:169- [Conf]
  7. Daniel Citron, Dror G. Feitelson
    "Look It Up" or "Do the Math": An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization. [Citation Graph (0, 0)][DBLP]
    PACS, 2003, pp:101-116 [Conf]
  8. Daniel Citron, Dror G. Feitelson, Iaakov Exman
    Parallel Activity Roadmaps. [Citation Graph (0, 0)][DBLP]
    PARCO, 1993, pp:593-596 [Conf]
  9. Iaakov Exman, Daniel Citron
    Parallel Roadmaps: Discrete to Continous. [Citation Graph (0, 0)][DBLP]
    VL, 1994, pp:186-188 [Conf]
  10. Marina Biberstein, Vugranam C. Sreedhar, Bilha Mendelson, Daniel Citron, Alberto Giammaria
    Instrumenting annotated programs. [Citation Graph (0, 0)][DBLP]
    VEE, 2005, pp:164-174 [Conf]
  11. Daniel Citron
    Exploiting Low Entropy to Reduce Wire Delay. [Citation Graph (0, 0)][DBLP]
    Computer Architecture Letters, 2004, v:3, n:, pp:- [Journal]

  12. Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002