The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Scott Rixner: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hyong-youb Kim, Vijay S. Pai, Scott Rixner
    Increasing web server throughput with network interface data caching. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 2002, pp:239-250 [Conf]
  2. Peter R. Mattson, William J. Dally, Scott Rixner, Ujval J. Kapasi, John D. Owens
    Communication Scheduling. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 2000, pp:82-92 [Conf]
  3. Alan L. Cox, Kartik Mohanram, Scott Rixner
    Dependable != unaffordable. [Citation Graph (0, 0)][DBLP]
    ASID, 2006, pp:58-62 [Conf]
  4. Brucek Khailany, William J. Dally, Scott Rixner, Ujval J. Kapasi, John D. Owens, Brian Towles
    Exploring the VLSI Scalability of Stream Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:153-164 [Conf]
  5. Scott Rixner, William J. Dally, Brucek Khailany, Peter R. Mattson, Ujval J. Kapasi, John D. Owens
    Register Organization for Media Processing. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:375-386 [Conf]
  6. Paul Willmann, Hyong-youb Kim, Scott Rixner, Vijay S. Pai
    An Efficient Programmable 10 Gigabit Ethernet Network Interface Card. [Citation Graph (0, 0)][DBLP]
    HPCA, 2005, pp:96-107 [Conf]
  7. Ujval J. Kapasi, William J. Dally, Scott Rixner, John D. Owens, Brucek Khailany
    The Imagine Stream Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:282-288 [Conf]
  8. John D. Owens, Scott Rixner, Ujval J. Kapasi, Peter R. Mattson, Brian Towles, Ben Serebrin, William J. Dally
    Media Processing Applications on the Imagine Stream Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:295-302 [Conf]
  9. Ben Serebrin, John D. Owens, Chen H. Chen, Stephen P. Crago, Ujval J. Kapasi, Peter R. Mattson, Jinyung Namkoong, Scott Rixner, William J. Dally
    A Stream Processor Development Platform. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:303-0 [Conf]
  10. Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter R. Mattson, John D. Owens
    Memory access scheduling. [Citation Graph (0, 0)][DBLP]
    ISCA, 2000, pp:128-138 [Conf]
  11. Ujval J. Kapasi, William J. Dally, Scott Rixner, Peter R. Mattson, John D. Owens, Brucek Khailany
    Efficient conditional operations for data-parallel architectures. [Citation Graph (0, 0)][DBLP]
    MICRO, 2000, pp:159-170 [Conf]
  12. Scott Rixner
    Memory Controller Optimizations for Web Servers. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:355-366 [Conf]
  13. Scott Rixner, William J. Dally, Ujval J. Kapasi, Brucek Khailany, Abelardo López-Lagunas, Peter R. Mattson, John D. Owens
    A Bandwidth-efficient Architecture for Media Processing. [Citation Graph (0, 0)][DBLP]
    MICRO, 1998, pp:3-13 [Conf]
  14. Hyong-youb Kim, Scott Rixner
    Connection Handoff Policies for TCP Offload Network Interfaces. [Citation Graph (0, 0)][DBLP]
    OSDI, 2006, pp:293-306 [Conf]
  15. Kartik Mohanram, Scott Rixner
    Context-Independent Codes for Off-Chip Interconnects. [Citation Graph (0, 0)][DBLP]
    PACS, 2004, pp:107-119 [Conf]
  16. Hyong-youb Kim, Vijay S. Pai, Scott Rixner
    Exploiting task-level concurrency in a programmable network interface. [Citation Graph (0, 0)][DBLP]
    PPOPP, 2003, pp:61-72 [Conf]
  17. Vijay S. Pai, Scott Rixner, Hyong-youb Kim
    Isolating the performance impacts of network interface cards through microbenchmarks. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 2004, pp:430-431 [Conf]
  18. Paul Willmann, Scott Rixner, Alan L. Cox
    An Evaluation of Network Stack Parallelization Strategies in Modern Operating Systems. [Citation Graph (0, 0)][DBLP]
    USENIX Annual Technical Conference, General Track, 2006, pp:91-96 [Conf]
  19. Hyong-youb Kim, Scott Rixner
    TCP offload through connection handoff. [Citation Graph (0, 0)][DBLP]
    EuroSys, 2006, pp:279-290 [Conf]
  20. Ujval J. Kapasi, Scott Rixner, William J. Dally, Brucek Khailany, Jung Ho Ahn, Peter R. Mattson, John D. Owens
    Programmable Stream Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2003, v:36, n:8, pp:54-62 [Journal]
  21. Brucek Khailany, William J. Dally, Ujval J. Kapasi, Peter R. Mattson, Jinyung Namkoong, John D. Owens, Brian Towles, Andrew Chang, Scott Rixner
    Imagine: Media Processing with Streams. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2001, v:21, n:2, pp:35-46 [Journal]
  22. Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner
    Design Space Exploration for Real-Time Embedded Stream Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2004, v:24, n:4, pp:54-66 [Journal]
  23. Hyong-youb Kim, Scott Rixner, Vijay S. Pai
    Network Interface Data Caching. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:11, pp:1394-1408 [Journal]
  24. Mihir R. Choudhury, Kyle Ringgenberg, Scott Rixner, Kartik Mohanram
    Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1072-1077 [Conf]

  25. Concurrent Direct Network Access for Virtual Machine Monitors. [Citation Graph (, )][DBLP]


  26. Translation caching: skip, don't walk (the page table). [Citation Graph (, )][DBLP]


  27. Explaining the Impact of Network Transport Protocols on SIP Proxy Performance. [Citation Graph (, )][DBLP]


  28. The Hadoop distributed filesystem: Balancing portability and performance. [Citation Graph (, )][DBLP]


  29. Protection Strategies for Direct Access to Virtualized I/O Devices. [Citation Graph (, )][DBLP]


  30. Scheduling I/O in virtual machine monitors. [Citation Graph (, )][DBLP]


  31. Achieving 10 Gb/s using safe and transparent network interface virtualization. [Citation Graph (, )][DBLP]


  32. RiceNIC: a reconfigurable network interface for experimental research and education. [Citation Graph (, )][DBLP]


Search in 0.022secs, Finished in 0.024secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002