The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Matthew Frank: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Walter Lee, Rajeev Barua, Matthew Frank, Devabhaktuni Srikrishna, Jonathan Babb, Vivek Sarkar, Saman P. Amarasinghe
    Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1998, pp:46-57 [Conf]
  2. Jonathan Babb, Matthew Frank, Victor Lee, Elliot Waingold, Rajeev Barua, Michael Taylor, Jang Kim, Devabhaktuni Srikrishna, Anant Agarwal
    The RAW benchmark suite: computation structures for general purpose computing. [Citation Graph (0, 0)][DBLP]
    FCCM, 1997, pp:134-144 [Conf]
  3. Jonathan Babb, Martin C. Rinard, Csaba Andras Moritz, Walter Lee, Matthew Frank, Rajeev Barua, Saman P. Amarasinghe
    Parallelizing Applications into Silicon. [Citation Graph (0, 0)][DBLP]
    FCCM, 1999, pp:70-0 [Conf]
  4. Kenneth Mackenzie, John Kubiatowicz, Matthew Frank, Walter Lee, Victor Lee, Anant Agarwal, M. Frans Kaashoek
    Exploiting Two-Case Delivery for Fast Protected Messaging. [Citation Graph (0, 0)][DBLP]
    HPCA, 1998, pp:231-242 [Conf]
  5. Matthew Frank, Mary K. Vernon
    A Hybrid Shared Memory/Message Passing Parallel Machine. [Citation Graph (0, 0)][DBLP]
    ICPP, 1993, pp:232-236 [Conf]
  6. Csaba Andras Moritz, Matthew Frank, Saman P. Amarasinghe
    FlexCache: A Framework for Flexible Compiler Generated Data Caching. [Citation Graph (0, 0)][DBLP]
    Intelligent Memory Systems, 2000, pp:135-146 [Conf]
  7. Michael Bedford Taylor, Walter Lee, Jason E. Miller, David Wentzlaff, Ian Bratt, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jason Sungtae Kim, James Psota, Arvind Saraf, Nathan Shnidman, Volker Strumpen, Matthew Frank, Saman P. Amarasinghe, Anant Agarwal
    Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:2-13 [Conf]
  8. Walter Lee, Matthew Frank, Victor Lee, Kenneth Mackenzie, Larry Rudolph
    Implications of I/O for Gang Scheduled Workloads. [Citation Graph (0, 0)][DBLP]
    JSSPP, 1997, pp:215-237 [Conf]
  9. Matthew Frank, Anant Agarwal, Mary K. Vernon
    LoPC: Modeling Contention in Parallel Algorithms. [Citation Graph (0, 0)][DBLP]
    PPOPP, 1997, pp:276-287 [Conf]
  10. Csaba Andras Moritz, Matthew Frank
    LoGPC: Modeling Network Contention in Message-Passing Programs. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 1998, pp:254-263 [Conf]
  11. Charles D. McAllister, Bertan Altuntas, Matthew Frank, Juergen Potoradi
    Implementation of response surface methodology using variance reduction techniques in semiconductor manufacturing. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 2001, pp:1225-1230 [Conf]
  12. Elliot Waingold, Michael Taylor, Devabhaktuni Srikrishna, Vivek Sarkar, Walter Lee, Victor Lee, Jang Kim, Matthew Frank, Peter Finch, Rajeev Barua, Jonathan Babb, Saman P. Amarasinghe, Anant Agarwal
    Baring It All to Software: Raw Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1997, v:30, n:9, pp:86-93 [Journal]
  13. Michael Bedford Taylor, Jason Sungtae Kim, Jason E. Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matthew Frank, Saman P. Amarasinghe, Anant Agarwal
    The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2002, v:22, n:2, pp:25-35 [Journal]
  14. Csaba Andras Moritz, Matthew Frank
    LoGPC: Modeling Network Contention in Message-Passing Programs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2001, v:12, n:4, pp:404-415 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002