Search the dblp DataBase
Faye A. Briggs :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Michel Dubois , Christoph Scheurich , Faye A. Briggs Synchronization, Coherence, and Event Ordering in Multiprocessors. [Citation Graph (2, 0)][DBLP ] IEEE Computer, 1988, v:21, n:2, pp:9-21 [Journal ] Michel Dubois , Faye A. Briggs Performance of Synchronized Iterative Processes in Multiprocessor Systems. [Citation Graph (1, 0)][DBLP ] IEEE Trans. Software Eng., 1982, v:8, n:4, pp:419-431 [Journal ] Roland L. Lee , Alex Y. Kwok , Faye A. Briggs The Floating-Point Performance of a Superscalar SPARC Processor. [Citation Graph (0, 0)][DBLP ] ASPLOS, 1991, pp:28-37 [Conf ] Sandra Johnson Baylor , Faye A. Briggs The Effects of Cache Coherence on the Performance of Parallel PDE Algorithms in Multiprocessors. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1989, pp:233-236 [Conf ] Michel Dubois , Faye A. Briggs , Indira Patil , Meera Balakrishnan Trace-Driven Simulations of Parallel and Distributed Algorithms in Multiprocessors. [Citation Graph (0, 0)][DBLP ] ICPP, 1986, pp:909-916 [Conf ] Jin-Chin Wang , Michel Dubois , Faye A. Briggs Analytical Modeling for Finite Cache Effects. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1991, pp:287-291 [Conf ] Faye A. Briggs Performance of Memory Configurations for Parallel-Pipelined Computers. [Citation Graph (0, 0)][DBLP ] ISCA, 1978, pp:202-209 [Conf ] Faye A. Briggs , Michel Dubois , Kai Hwang Throughout Analysis and Configuration Design of a Shared-Resource Multiprocessor System: PUMPS. [Citation Graph (0, 0)][DBLP ] ISCA, 1981, pp:67-80 [Conf ] Michel Dubois , Faye A. Briggs Efficient Interprocessor Communications for MIMD Multiprocessor Systems. [Citation Graph (0, 0)][DBLP ] ISCA, 1981, pp:187-196 [Conf ] Michel Dubois , Faye A. Briggs Effects of cache coherency in multiprocessors. [Citation Graph (0, 0)][DBLP ] ISCA, 1982, pp:299-308 [Conf ] Michel Dubois , Christoph Scheurich , Faye A. Briggs Memory Access Buffering in Multiprocessors. [Citation Graph (0, 0)][DBLP ] ISCA, 1986, pp:434-442 [Conf ] Michel Dubois , Christoph Scheurich , Faye A. Briggs Memory Access Buffering in Multiprocessors. [Citation Graph (0, 0)][DBLP ] 25 Years ISCA: Retrospectives and Reprints, 1998, pp:320-328 [Conf ] Faye A. Briggs , Michel Dubois Performance of Cache-Based Multiprocessors. [Citation Graph (0, 0)][DBLP ] SIGMETRICS, 1981, pp:181-190 [Conf ] Faye A. Briggs , Suresh Chittor , Kai Cheng Micro-architecture techniques in the intel E8870 scalable memory controller. [Citation Graph (0, 0)][DBLP ] WMPI, 2004, pp:30-36 [Conf ] Chitra Natarajan , Bruce Christenson , Faye A. Briggs A study of performance impact of memory controller features in multi-processor server environment. [Citation Graph (0, 0)][DBLP ] WMPI, 2004, pp:80-87 [Conf ] Kai Hwang , William J. Croft , George H. Goble , Benjamin W. Wah , Faye A. Briggs , William R. Simmons , Clarence L. Coates A Unix-Based Local Computer Network with Load Balancing. [Citation Graph (0, 0)][DBLP ] IEEE Computer, 1982, v:15, n:4, pp:55-64 [Journal ] Harriett B. Rigas , Taylor L. Booth , Faye A. Briggs , Tadao Murata , Harold S. Stone Workshop: Artificial Intelligence Research in Japan. [Citation Graph (0, 0)][DBLP ] IEEE Computer, 1985, v:18, n:9, pp:83-90 [Journal ] Faye A. Briggs , Michel Cekleov , Ken Creta , Manoj Khare , Steve Kulick , Akhilesh Kumar , Lily Pao Looi , Chitra Natarajan , Sivakumar Radhakrishnan , Linda Rankin Intel 870: A Building Block for Cost-Effective, Scalable Servers. [Citation Graph (0, 0)][DBLP ] IEEE Micro, 2002, v:22, n:2, pp:36-47 [Journal ] Faye A. Briggs , Edward S. Davidson Organization of Semiconductor Memories for Parallel-Pipelined Processors. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1977, v:26, n:2, pp:162-169 [Journal ] Faye A. Briggs , Michel Dubois Effectiveness of Private Caches in Multiprocessor Systems with Parallel-Pipelined Memories. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1983, v:32, n:1, pp:48-59 [Journal ] Faye A. Briggs , King-sun Fu , Kai Hwang , Benjamin W. Wah PUMPS Architecture for Pattern Analysis and Image Database Management. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1982, v:31, n:10, pp:969-983 [Journal ] Michel Dubois , Faye A. Briggs Effects of Cache Coherency in Multiprocessors. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1982, v:31, n:11, pp:1083-1099 [Journal ] Michel Dubois , Faye A. Briggs The Run-Time Efficiency of Parallel Asynchronous Algorithms. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1991, v:40, n:11, pp:1260-1266 [Journal ] Engineering computer network (ECN): a hardwired network of UNIX computer systems. [Citation Graph (, )][DBLP ] Scalability Port: A Coherent Interface for Shared Memory Multiprocessors. [Citation Graph (, )][DBLP ] An approximate analytical model for asynchronous processes in multiprocessors. [Citation Graph (, )][DBLP ] Search in 0.028secs, Finished in 0.030secs