|
Search the dblp DataBase
Srikanth T. Srinivasan:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, Michael Upton
Continual flow pipelines. [Citation Graph (0, 0)][DBLP] ASPLOS, 2004, pp:107-119 [Conf]
- Haitham Akkary, Srikanth T. Srinivasan, Rajendar Koltur, Yogesh Patil, Wael Refaai
Perceptron-Based Branch Confidence Estimation. [Citation Graph (0, 0)][DBLP] HPCA, 2004, pp:265-275 [Conf]
- Amit Gandhi, Haitham Akkary, Srikanth T. Srinivasan
Reducing Branch Misprediction Penalty via Selective Branch Recovery. [Citation Graph (0, 0)][DBLP] HPCA, 2004, pp:254-264 [Conf]
- Srikanth T. Srinivasan, Haitham Akkary, Tom Holman, Konrad Lai
A Minimal Dual-Core Speculative Multi-Threading Architecture. [Citation Graph (0, 0)][DBLP] ICCD, 2004, pp:360-367 [Conf]
- Haitham Akkary, Srikanth T. Srinivasan, Konrad Lai
Recycling waste: exploiting wrong-path execution to improve branch prediction. [Citation Graph (0, 0)][DBLP] ICS, 2003, pp:12-21 [Conf]
- Amit Gandhi, Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan, Konrad K. Lai
Scalable Load and Store Processing in Latency Tolerant Processors. [Citation Graph (0, 0)][DBLP] ISCA, 2005, pp:446-457 [Conf]
- Srikanth T. Srinivasan, Roy Dz-Ching Ju, Alvin R. Lebeck, Chris Wilkerson
Locality vs. criticality. [Citation Graph (0, 0)][DBLP] ISCA, 2001, pp:132-143 [Conf]
- Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. [Citation Graph (0, 0)][DBLP] MICRO, 2003, pp:423-0 [Conf]
- Srikanth T. Srinivasan, Alvin R. Lebeck
Load Latency Tolerance in Dynamically Scheduled Processors. [Citation Graph (0, 0)][DBLP] MICRO, 1998, pp:148-159 [Conf]
- Srikanth T. Srinivasan, Alvin R. Lebeck
Load Latency Tolerance in Dynamically Scheduled Processors. [Citation Graph (0, 0)][DBLP] J. Instruction-Level Parallelism, 1999, v:1, n:, pp:- [Journal]
- Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan
Checkpoint Processing and Recovery: An Efficient, Scalable Alternative to Reorder Buffers. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2003, v:23, n:6, pp:11-19 [Journal]
- Amit Gandhi, Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan, Konrad Lai
Scalable Load and Store Processing in Latency-Tolerant Processors. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2006, v:26, n:1, pp:30-39 [Journal]
- Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, Michael Upton
Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2004, v:24, n:6, pp:62-73 [Journal]
- Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan
An analysis of a resource efficient checkpoint architecture. [Citation Graph (0, 0)][DBLP] TACO, 2004, v:1, n:4, pp:418-444 [Journal]
Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|