The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ujval J. Kapasi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Peter R. Mattson, William J. Dally, Scott Rixner, Ujval J. Kapasi, John D. Owens
    Communication Scheduling. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 2000, pp:82-92 [Conf]
  2. Brucek Khailany, William J. Dally, Scott Rixner, Ujval J. Kapasi, John D. Owens, Brian Towles
    Exploring the VLSI Scalability of Stream Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:153-164 [Conf]
  3. Scott Rixner, William J. Dally, Brucek Khailany, Peter R. Mattson, Ujval J. Kapasi, John D. Owens
    Register Organization for Media Processing. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:375-386 [Conf]
  4. Ujval J. Kapasi, William J. Dally, Scott Rixner, John D. Owens, Brucek Khailany
    The Imagine Stream Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:282-288 [Conf]
  5. Brucek Khailany, William J. Dally, Andrew Chang, Ujval J. Kapasi, Jinyung Namkoong, Brian Towles
    VLSI Design and Verification of the Imagine Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:289-294 [Conf]
  6. John D. Owens, Scott Rixner, Ujval J. Kapasi, Peter R. Mattson, Brian Towles, Ben Serebrin, William J. Dally
    Media Processing Applications on the Imagine Stream Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:295-302 [Conf]
  7. Ben Serebrin, John D. Owens, Chen H. Chen, Stephen P. Crago, Ujval J. Kapasi, Peter R. Mattson, Jinyung Namkoong, Scott Rixner, William J. Dally
    A Stream Processor Development Platform. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:303-0 [Conf]
  8. Jung Ho Ahn, William J. Dally, Brucek Khailany, Ujval J. Kapasi, Abhishek Das
    Evaluating the Imagine Stream Architecture. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:14-25 [Conf]
  9. Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter R. Mattson, John D. Owens
    Memory access scheduling. [Citation Graph (0, 0)][DBLP]
    ISCA, 2000, pp:128-138 [Conf]
  10. Ujval J. Kapasi, William J. Dally, Scott Rixner, Peter R. Mattson, John D. Owens, Brucek Khailany
    Efficient conditional operations for data-parallel architectures. [Citation Graph (0, 0)][DBLP]
    MICRO, 2000, pp:159-170 [Conf]
  11. Scott Rixner, William J. Dally, Ujval J. Kapasi, Brucek Khailany, Abelardo López-Lagunas, Peter R. Mattson, John D. Owens
    A Bandwidth-efficient Architecture for Media Processing. [Citation Graph (0, 0)][DBLP]
    MICRO, 1998, pp:3-13 [Conf]
  12. William J. Dally, Francois Labonte, Abhishek Das, Pat Hanrahan, Jung Ho Ahn, Jayanth Gummaraju, Mattan Erez, Nuwan Jayasena, Ian Buck, Timothy J. Knight, Ujval J. Kapasi
    Merrimac: Supercomputing with Streams. [Citation Graph (0, 0)][DBLP]
    SC, 2003, pp:35- [Conf]
  13. Ujval J. Kapasi, Scott Rixner, William J. Dally, Brucek Khailany, Jung Ho Ahn, Peter R. Mattson, John D. Owens
    Programmable Stream Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2003, v:36, n:8, pp:54-62 [Journal]
  14. Brucek Khailany, William J. Dally, Ujval J. Kapasi, Peter R. Mattson, Jinyung Namkoong, John D. Owens, Brian Towles, Andrew Chang, Scott Rixner
    Imagine: Media Processing with Streams. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2001, v:21, n:2, pp:35-46 [Journal]
  15. William J. Dally, Ujval J. Kapasi, Brucek Khailany, Jung Ho Ahn, Abhishek Das
    Stream Processors: Progammability and Efficiency. [Citation Graph (0, 0)][DBLP]
    ACM Queue, 2004, v:2, n:1, pp:52-62 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002