The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Parthasarathy Ranganathan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Parthasarathy Ranganathan, Kourosh Gharachorloo, Sarita V. Adve, Luiz André Barroso
    Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors. [Citation Graph (1, 0)][DBLP]
    ASPLOS, 1998, pp:307-318 [Conf]
  2. Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve, Tracy Harton
    An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1996, pp:12-23 [Conf]
  3. Tim Harter, Sander Vroegindeweij, Erik Geelhoed, Meera Manahan, Parthasarathy Ranganathan
    Energy-aware user interfaces: an evaluation of user acceptance. [Citation Graph (0, 0)][DBLP]
    CHI, 2004, pp:199-206 [Conf]
  4. Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve
    The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology. [Citation Graph (0, 0)][DBLP]
    HPCA, 1997, pp:72-83 [Conf]
  5. Parthasarathy Ranganathan, Norman P. Jouppi
    Enterprise IT Trends and Implications for Architecture Research. [Citation Graph (0, 0)][DBLP]
    HPCA, 2005, pp:253-256 [Conf]
  6. Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi, Keith I. Farkas
    Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:64-75 [Conf]
  7. Parthasarathy Ranganathan, Sarita V. Adve, Norman P. Jouppi
    Reconfigurable caches and their application to media processing. [Citation Graph (0, 0)][DBLP]
    ISCA, 2000, pp:214-224 [Conf]
  8. Parthasarathy Ranganathan, Sarita V. Adve, Norman P. Jouppi
    Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:124-135 [Conf]
  9. Parthasarathy Ranganathan, Phil Leech, David E. Irwin, Jeffrey S. Chase
    Ensemble-level Power Management for Dense Blade Servers. [Citation Graph (0, 0)][DBLP]
    ISCA, 2006, pp:66-77 [Conf]
  10. Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi, Sarita V. Adve
    The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems. [Citation Graph (0, 0)][DBLP]
    ISCA, 1997, pp:144-156 [Conf]
  11. Lance Bloom, Rachel Eardley, Erik Geelhoed, Meera Manahan, Parthasarathy Ranganathan
    Investigating the Relationship Between Battery Life and User Acceptance of Dynamic, Energy-Aware Interfaces on Handhelds. [Citation Graph (0, 0)][DBLP]
    Mobile HCI, 2004, pp:13-24 [Conf]
  12. Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen
    Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. [Citation Graph (0, 0)][DBLP]
    MICRO, 2003, pp:81-92 [Conf]
  13. Subu Iyer, Lu Luo, Robert N. Mayo, Parthasarathy Ranganathan
    Energy-Adaptive Display System Designs for Future Mobile Environments. [Citation Graph (0, 0)][DBLP]
    MobiSys, 2003, pp:- [Conf]
  14. Fay Chang, Keith I. Farkas, Parthasarathy Ranganathan
    Energy-Driven Statistical Sampling: Detecting Software Hotspots. [Citation Graph (0, 0)][DBLP]
    PACS, 2002, pp:110-129 [Conf]
  15. Robert N. Mayo, Parthasarathy Ranganathan
    Energy Consumption in Mobile Devices: Why Future Systems Need Requirements-Aware Energy Scale-Down. [Citation Graph (0, 0)][DBLP]
    PACS, 2003, pp:26-40 [Conf]
  16. Parthasarathy Ranganathan, Vijay S. Pai, Sarita V. Adve
    Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models. [Citation Graph (0, 0)][DBLP]
    SPAA, 1997, pp:199-210 [Conf]
  17. Justin D. Moore, Jeffrey S. Chase, Parthasarathy Ranganathan, Ratnesh K. Sharma
    Making Scheduling "Cool": Temperature-Aware Workload Placement in Data Centers. [Citation Graph (0, 0)][DBLP]
    USENIX Annual Technical Conference, General Track, 2005, pp:61-75 [Conf]
  18. Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen
    Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures. [Citation Graph (0, 0)][DBLP]
    Computer Architecture Letters, 2003, v:2, n:, pp:- [Journal]
  19. Christopher J. Hughes, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve
    RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2002, v:35, n:2, pp:40-49 [Journal]
  20. Rakesh Kumar, Dean M. Tullsen, Norman P. Jouppi, Parthasarathy Ranganathan
    Heterogeneous Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2005, v:38, n:11, pp:32-38 [Journal]
  21. Parthasarathy Ranganathan, Erik Geelhoed, Meera Manahan, Ken Nicholas
    Energy-Aware User Interfaces and Energy-Adaptive Displays. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2006, v:39, n:3, pp:31-38 [Journal]
  22. Parthasarathy Ranganathan, Jean-Bernard Hayet, Michel Devy, Seth Hutchinson, Frédéric Lerasle
    Topological navigation and qualitative localization for indoor environment using multi-sensory perception. [Citation Graph (0, 0)][DBLP]
    Robotics and Autonomous Systems, 2002, v:41, n:2-3, pp:137-144 [Journal]
  23. Vijay S. Pai, Parthasarathy Ranganathan, Hazim Abdel-Shafi, Sarita V. Adve
    The Impact of Exploiting Instruction-Level Parallelism on Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1999, v:48, n:2, pp:218-226 [Journal]
  24. Nidhi Aggarwal, Parthasarathy Ranganathan, Norman P. Jouppi, James E. Smith
    Configurable isolation: building high availability systems with commodity multi-core processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:470-481 [Conf]
  25. Suzanne Rivoire, Mehul A. Shah, Parthasarathy Ranganathan, Christos Kozyrakis
    JouleSort: a balanced energy-efficiency benchmark. [Citation Graph (0, 0)][DBLP]
    SIGMOD Conference, 2007, pp:365-376 [Conf]
  26. Kevin Leigh, Parthasarathy Ranganathan, Jaspal Subhlok
    General-purpose blade infrastructure for configurable system architectures. [Citation Graph (0, 0)][DBLP]
    Distributed and Parallel Databases, 2007, v:21, n:2-3, pp:115-144 [Journal]

  27. No "power" struggles: coordinated multi-level power management for the data center. [Citation Graph (, )][DBLP]


  28. Active storage revisited: the case for power and performance benefits for unstructured data processing applications. [Citation Graph (, )][DBLP]


  29. Energy Efficiency: The New Holy Grail of Data Management Systems Research. [Citation Graph (, )][DBLP]


  30. Cost-aware scheduling for heterogeneous enterprise machines (CASH'EM). [Citation Graph (, )][DBLP]


  31. Motivating co-ordination of power management solutions in data centers. [Citation Graph (, )][DBLP]


  32. Sustainable data centers: enabled by supply and demand side management. [Citation Graph (, )][DBLP]


  33. Fabric convergence implications on systems architecture. [Citation Graph (, )][DBLP]


  34. Industrial perspectives panel. [Citation Graph (, )][DBLP]


  35. vManage: loosely coupled platform and virtualization management in data centers. [Citation Graph (, )][DBLP]


  36. Weatherman: Automated, Online and Predictive Thermal Mapping and Management for Data Centers. [Citation Graph (, )][DBLP]


  37. Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments. [Citation Graph (, )][DBLP]


  38. Disaggregated memory for expansion and sharing in blade servers. [Citation Graph (, )][DBLP]


  39. Power management from cores to datacenters: where are we going to get the next ten-fold improvements? [Citation Graph (, )][DBLP]


  40. Tracking the power in an enterprise decision support system. [Citation Graph (, )][DBLP]


  41. Implementing high availability memory with a duplication cache. [Citation Graph (, )][DBLP]


  42. A Power Benchmarking Framework for Network Devices. [Citation Graph (, )][DBLP]


  43. A Comparison of High-Level Full-System Power Models. [Citation Graph (, )][DBLP]


  44. Delivering Energy Proportionality with Non Energy-Proportional Systems - Optimizing the Ensemble. [Citation Graph (, )][DBLP]


  45. Industrial perspectives panel. [Citation Graph (, )][DBLP]


  46. Topology-aware resource allocation for data-intensive workloads. [Citation Graph (, )][DBLP]


  47. Online detection of utility cloud anomalies using metric distributions. [Citation Graph (, )][DBLP]


  48. Models and Metrics for Energy-Efficient Computing. [Citation Graph (, )][DBLP]


  49. Recipe for efficiency: principles of power-aware computing. [Citation Graph (, )][DBLP]


  50. Models and Metrics to Enable Energy-Efficiency Optimizations. [Citation Graph (, )][DBLP]


  51. Isolation in Commodity Multicore Processors. [Citation Graph (, )][DBLP]


  52. Energy Efficiency: The New Holy Grail of Data Management Systems Research [Citation Graph (, )][DBLP]


  53. General-purpose blade infrastructure for configurable system architectures. [Citation Graph (, )][DBLP]


Search in 0.105secs, Finished in 0.107secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002