The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shlomo Weiss: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shlomo Weiss, James E. Smith
    A Study of Scalar Compilation Techniques for Pipelined Supercomputers. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1987, pp:105-109 [Conf]
  2. Avishay Orpaz, Shlomo Weiss
    A study of CodePack: optimizing embedded code space. [Citation Graph (0, 0)][DBLP]
    CODES, 2002, pp:103-108 [Conf]
  3. Shlomo Weiss, Shay Beren
    HW/SW partitioning of an embedded instruction memory decompressor. [Citation Graph (0, 0)][DBLP]
    CODES, 2001, pp:36-41 [Conf]
  4. Shlomo Weiss
    Recovery of In-Memory Data Structures for Interactive Update Applications. [Citation Graph (0, 0)][DBLP]
    COMPCON, 1984, pp:335-338 [Conf]
  5. Shlomo Weiss, Katie Rotzell, Tom Rhyne, Arny Goldfein
    DOSS: a storage system for design data. [Citation Graph (0, 0)][DBLP]
    DAC, 1986, pp:41-47 [Conf]
  6. Avishay Orpaz, Shlomo Weiss
    Pattern Matching by means of Multi-Resolution Compression. [Citation Graph (0, 0)][DBLP]
    DCC, 2003, pp:441- [Conf]
  7. Shlomo Weiss
    Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 1995, pp:14-21 [Conf]
  8. Shlomo Weiss
    Multiple-Port Memory Access in Decoupled Architecture Processors. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1991, pp:373-376 [Conf]
  9. Shlomo Reches, Shlomo Weiss
    Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1997, pp:285-292 [Conf]
  10. Eitan Federovsky, Meir Feder, Shlomo Weiss
    Branch Prediction Based on Universal Data Compression Algorithms. [Citation Graph (0, 0)][DBLP]
    ISCA, 1998, pp:62-72 [Conf]
  11. Shlomo Weiss
    An Aperiodic Storage Scheme to Reduce Memory Conflicts in Vector Processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1989, pp:380-386 [Conf]
  12. Shlomo Weiss, James E. Smith
    Instruction Issue Logic for Pipelined Supercomputers. [Citation Graph (0, 0)][DBLP]
    ISCA, 1984, pp:110-118 [Conf]
  13. Ron Gabor, Shlomo Weiss, Avi Mendelson
    Fairness and Throughput in Switch on Event Multithreading. [Citation Graph (0, 0)][DBLP]
    MICRO, 2006, pp:149-160 [Conf]
  14. Doron Nakar, Shlomo Weiss
    Selective main memory compression by identifying program phase changes. [Citation Graph (0, 0)][DBLP]
    WMPI, 2004, pp:96-101 [Conf]
  15. James E. Smith, Shlomo Weiss
    PowerPC 601 and Alpha 21064: A Tale of Two RISCs. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1994, v:27, n:6, pp:46-58 [Journal]
  16. Shlomo Weiss, Ehud Finkelstein
    Extending PCI Performance Beyond the Desktop. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1999, v:32, n:6, pp:80-87 [Journal]
  17. Shlomo Weiss, Roman Tsikel
    Approximate prefix coding for system-on-a-chip programs. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2003, v:48, n:13-15, pp:367-375 [Journal]
  18. Shlomo Reches, Shlomo Weiss
    Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:8, pp:907-912 [Journal]
  19. James E. Smith, Shlomo Weiss, Nicholas Y. Pang
    A Simulation Study of Decoupled Architecture Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:8, pp:692-702 [Journal]
  20. Shlomo Weiss, Shay Beren
    Class-Based Decompressor Design for Compressed Instruction Memory in Embedded Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2003, v:52, n:11, pp:1495-1500 [Journal]
  21. Shlomo Weiss, James E. Smith
    Instruction Issue Logic in Pipelined Supercomputers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1984, v:33, n:11, pp:1013-1022 [Journal]
  22. Shlomo Weiss, James E. Smith
    A study of scalar compilation techniques for pipelined supercomputers. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Math. Softw., 1990, v:16, n:3, pp:223-245 [Journal]
  23. Ravi Ganesan, Shlomo Weiss
    Scalar Memory References in Pipelined Multiprocessors: A Performance Study. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 1992, v:18, n:1, pp:78-86 [Journal]
  24. Yehuda Sadeh Weinraub, Shlomo Weiss
    Power-aware out-of-order issue logic in high-performance microprocessors. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:7, pp:457-467 [Journal]
  25. Tomer Karin, Shlomo Weiss
    Programming Windows NT device drivers to operate non-interrupting embedded devices. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2004, v:28, n:1, pp:27-35 [Journal]
  26. Ron Gabor, Shlomo Weiss, Avi Mendelson
    Fairness enforcement in switch on event multithreading. [Citation Graph (0, 0)][DBLP]
    TACO, 2007, v:4, n:3, pp:- [Journal]

  27. Low power branch prediction for embedded application processors. [Citation Graph (, )][DBLP]


Search in 0.105secs, Finished in 0.107secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002