The SCEAS System
Navigation Menu

Search the dblp DataBase


P. Pant: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. P. Pant, V. K. De, A. Chatterjee
    Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:4, pp:538-545 [Journal]
  2. P. Pant, R. K. Roy, A. Chattejee
    Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:2, pp:390-394 [Journal]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002