The SCEAS System
Navigation Menu

Search the dblp DataBase


Yannis P. Tsividis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yee William Li, Kenneth L. Shepard, Yannis P. Tsividis
    Continuous-Time Digital Signal Processors. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2005, pp:138-143 [Conf]
  2. Shaorui Li, Yannis P. Tsividis
    Analysis of oscillator amplitude control, and its application to automatic tuning of quality factor for active LC filters. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2004, pp:141-144 [Conf]
  3. Yorgos Palaskas, Yannis P. Tsividis
    Power-area-DR-frequency-selectivity tradeoffs in weakly nonlinear active filters. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:453-456 [Conf]
  4. Spyros Pipilos, Yannis P. Tsividis
    Design of Active RLC Integrated Filters with Application in the GHz Range. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:645-648 [Conf]
  5. L. Toth, V. Gopinathan, Yannis P. Tsividis, N. G. Maratos
    Bounds on Noise in Integrated Active-RC and MOSFET-C Filters. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1255-1258 [Conf]
  6. Yannis P. Tsividis
    Mixing domains in signal processing. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:157-160 [Conf]
  7. K. Vavelidis, Yannis P. Tsividis
    Design Considerations for Highly Linear Electronically Tunable Resistor. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1180-1183 [Conf]
  8. G. Palaskas, Yannis P. Tsividis
    A "divide and conquer" technique for the design of wide dynamic range continuous time filters. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:252-255 [Conf]
  9. L. Toth, G. Palaskas, Yannis P. Tsividis
    "Noninvasive" techniques for syllabic companding in signal processors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:683-686 [Conf]
  10. L. Toth, Yannis P. Tsividis
    Generalized chopper stabilization. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:540-543 [Conf]
  11. S. Pavan, Yannis P. Tsividis, K. Nagaraj
    Modeling of accumulation MOS capacitors for analog design in digital VLSI processes. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:202-205 [Conf]
  12. G. Efthivoulidis, Yannis P. Tsividis
    Signal analysis of externally linear filters. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:65-68 [Conf]
  13. G. Palaskas, Yannis P. Tsividis
    Design considerations and experimental evaluation of a syllabic companding audio frequency filter. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:305-308 [Conf]
  14. Srinagesh Satyanarayana, Yannis P. Tsividis, Hans Peter Graf
    A Reconfigurable Analog VLSI Neural Network Chip. [Citation Graph (0, 0)][DBLP]
    NIPS, 1989, pp:758-768 [Conf]
  15. San-Chin Fang, Yannis P. Tsividis, Omar Wing
    Time- and Frequency-Domain Analysis of Linear Switched-Capacitor Networks Using State Charge Variables. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1985, v:4, n:4, pp:651-661 [Journal]
  16. Yannis P. Tsividis, Guido Masetti
    Problems in Precision Modeling of the MOS Transistor for Analog Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:1, pp:72-79 [Journal]
  17. Bob Schell, Yannis P. Tsividis
    Analysis of Continuous-Time Digital Signal Processors. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2232-2235 [Conf]

Search in 0.022secs, Finished in 0.023secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002