The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jingtong Hu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author


  1. Impacts of Inaccurate Information on Resource Allocation for Multi-Core Embedded Systems. [Citation Graph (, )][DBLP]


  2. QoS for Networked Heterogeneous Real-Time Embedded Systems. [Citation Graph (, )][DBLP]


  3. Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation. [Citation Graph (, )][DBLP]


  4. Dynamic and Leakage Power Minimization with Loop Voltage Scheduling and Assignment. [Citation Graph (, )][DBLP]


  5. Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory. [Citation Graph (, )][DBLP]


  6. Write activity reduction on flash main memory via smart victim cache. [Citation Graph (, )][DBLP]


  7. Minimizing Transferred Data for Code Update on Wireless Sensor Network. [Citation Graph (, )][DBLP]


  8. Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002