The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gilles Sicard: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Emmanuel Allier, Gilles Sicard, Laurent Fesquet, Marc Renaudin
    A New Class of Asynchronous A/D Converters Based on Time Quantization. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2003, pp:196-205 [Conf]
  2. G. Fraidy Bouesse, Gilles Sicard, Marc Renaudin
    Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    CHES, 2006, pp:384-398 [Conf]
  3. Emmanuel Allier, J. Goulier, Gilles Sicard, A. Dezzani, E. André, Marc Renaudin
    A 120nm low power asynchronous ADC. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2005, pp:60-65 [Conf]
  4. Emmanuel Allier, Laurent Fesquet, Marc Renaudin, Gilles Sicard
    Low-Power Asynchronous A/D Conversion. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2002, pp:81-91 [Conf]
  5. João Leonardo Fragoso, Gilles Sicard, Marc Renaudin
    Power/Area Tradeoffs in 1-of-M Parallel-Prefix Asynchronous Adders. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:171-180 [Conf]
  6. Philippe Maurine, Jean-Baptiste Rigaud, G. Fraidy Bouesse, Gilles Sicard, Marc Renaudin
    Statistic Implementation of QDI Asynchronous Primitives. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:181-191 [Conf]
  7. Kamel Slimani, Yann Rémond, Gilles Sicard, Marc Renaudin
    TAST Profiler and Low Energy Asynchronous Design Methodology. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:268-277 [Conf]
  8. João Leonardo Fragoso, Gilles Sicard, Marc Renaudin
    Automatic Generation of 1-of-M QDI Asynchronous Adders. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:149-154 [Conf]
  9. Marco Pintore, Christophe Wechman, Gilles Sicard, Maurice Chastrette, Nicolas Amaury, Jacques R. Chrétien
    Comparing the Information Content of Two Large Olfactory Databases. [Citation Graph (0, 0)][DBLP]
    Journal of Chemical Information and Modeling, 2006, v:46, n:1, pp:32-38 [Journal]
  10. Dhanistha Panyasak, Gilles Sicard, Marc Renaudin
    A current shaping methodology for lowering em disturbances in asynchronous circuits. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2004, v:35, n:6, pp:531-540 [Journal]
  11. Livier Lizzarraga, Salvador Mir, Gilles Sicard, Ahcène Bounceur
    Study of a BIST Technique for CMOS Active Pixel Sensors. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:326-331 [Conf]
  12. G. Fraidy Bouesse, Marc Renaudin, Gilles Sicard
    Improving DPA Resistance of Quasi Delay Insensitive Circuits Using Randomly Time-shifted Acknowledgment Signals. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2005, pp:11-24 [Conf]
  13. David Rios-Arambula, Aurélien Buhrig, Gilles Sicard, Marc Renaudin
    On the Use of Feedback Systems to Dynamically Control the Supply Voltage of Low-Power Circuits. [Citation Graph (0, 0)][DBLP]
    J. Low Power Electronics, 2006, v:2, n:1, pp:45-55 [Journal]

  14. Comparing transient-fault effects on synchronous and on asynchronous circuits. [Citation Graph (, )][DBLP]


  15. A 45nm CMOS 0.35v-optimized standard cell library for ultra-low power applications. [Citation Graph (, )][DBLP]


  16. A Light Adaptive 4000 Pixels Analog Silicon Retina for Edge Extraction and Motion Detection. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002