The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marly Roncken: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kees van Berkel, Ronan Burgess, Joep L. W. Kessels, Ad M. G. Peeters, Marly Roncken, Frits D. Schalij, Rik van de Wiel
    A single-rail re-implementation of a DCC error detector using a generic standard-cell library. [Citation Graph (0, 0)][DBLP]
    ASYNC, 1995, pp:72-0 [Conf]
  2. Philip P. Shirvani, Subhasish Mitra, Jo C. Ebergen, Marly Roncken
    DUDES: A Fault Abstraction and Collapsing Framework for Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2000, pp:73-0 [Conf]
  3. Marly Roncken, Ken S. Stevens, Rajesh Pendurkar, Shai Rotem, Parimal Pal Chaudhuri
    CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2000, pp:62-72 [Conf]
  4. Shai Rotem, Ken S. Stevens, Charles Dike, Marly Roncken, Boris Agapiev, Ran Ginosar, Rakefet Kol, Peter A. Beerel, Chris J. Myers, Kenneth Y. Yun
    RAPPID: An Asynchronous Instruction Length Decoder. [Citation Graph (0, 0)][DBLP]
    ASYNC, 1999, pp:60-70 [Conf]
  5. Andrew M. Scott, Mark E. Schuelein, Marly Roncken, Jin-Jer Hwan, John Bainbridge, John R. Mawer, David L. Jackson, Andrew Bardsley
    Asynchronous on-Chip Communication: Explorations on the Intel PXA27x Processor Peripheral Bus. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2007, pp:60-72 [Conf]
  6. Susmita Sur-Kolay, Marly Roncken, Ken S. Stevens, Parimal Pal Chaudhuri, Rob Roy
    Fsimac: a fault simulator for asynchronous sequential circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:114-119 [Conf]
  7. John O'Leary, Marly Roncken
    Rob Tristan Gerth: 1956?2003. [Citation Graph (0, 0)][DBLP]
    CAV, 2004, pp:1-14 [Conf]
  8. Ken S. Stevens, Shai Rotem, Steven M. Burns, Jordi Cortadella, Ran Ginosar, Michael Kishinevsky, Marly Roncken
    CAD Directions for High Performance Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:116-121 [Conf]
  9. Marly Roncken, Rob Gerth, Willem P. de Roever
    A Proof System for Brinch Hansen's Distributed Processes. [Citation Graph (0, 0)][DBLP]
    GI Jahrestagung, 1981, pp:88-95 [Conf]
  10. Kees van Berkel, Ronan Burgess, Joep L. W. Kessels, Marly Roncken, Frits D. Schalij
    Characterization and Evaluation of a Compiled Asynchronous IC. [Citation Graph (0, 0)][DBLP]
    Asynchronous Design Methodologies, 1993, pp:209-221 [Conf]
  11. Marly Roncken, Ronald Saeijs
    Linear Test Times for Delay-Insensitive Circuits: a Compilation Strategy. [Citation Graph (0, 0)][DBLP]
    Asynchronous Design Methodologies, 1993, pp:13-27 [Conf]
  12. Marly Roncken
    Asynchronous Design: Working the Fast Lane. [Citation Graph (0, 0)][DBLP]
    ITC, 1996, pp:939- [Conf]
  13. Marly Roncken, Emile H. L. Aarts, Wim F. J. Verhaegh
    Optimal Scan for Pipelined Testing: An Asynchronous Foundation. [Citation Graph (0, 0)][DBLP]
    ITC, 1996, pp:215-224 [Conf]
  14. Marly Roncken, Eric Bruls
    Test Quality of Asynchronous Circuits: A Defect-oriented Evaluation. [Citation Graph (0, 0)][DBLP]
    ITC, 1996, pp:205-214 [Conf]
  15. Rob Gerth, Willem P. de Roever, Marly Roncken
    Procedures and concurrency: A study in proof. [Citation Graph (0, 0)][DBLP]
    Symposium on Programming, 1982, pp:132-163 [Conf]
  16. Kees van Berkel, Ronan Burgess, Joep L. W. Kessels, Marly Roncken, Frits D. Schalij, Ad M. G. Peeters
    Asynchronous Circuits for Low Power: A DCC Error Corrector. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1994, v:11, n:2, pp:22-32 [Journal]

  17. Timing Verification of GasP Asynchronous Circuits: Predicted Delay Variations Observed by Experiment. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002