The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alexandre V. Bystrov: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alexandre V. Bystrov, D. J. Kinniment, Alexandre Yakovlev
    Priority Arbiters. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2000, pp:128-137 [Conf]
  2. Alexandre V. Bystrov, Danil Sokolov, Alexandre Yakovlev
    Low-Latency Contro Structures with Slack. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2003, pp:164-173 [Conf]
  3. Alexandre V. Bystrov, Alexandre Yakovlev
    Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2002, pp:127-136 [Conf]
  4. D. J. Kinniment, Oleh V. Maevsky, Gordon Russell, Alexandre Yakovlev, Alexandre V. Bystrov
    On-Chip Structures for Timing Measurements and Test. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2002, pp:190-0 [Conf]
  5. Fei Xia, Alexandre Yakovlev, Delong Shang, Alexandre V. Bystrov, Alexandre V. Koelmans, D. J. Kinniment
    Asynchronous Communication Mechanisms Using Self-Timed Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2000, pp:150-0 [Conf]
  6. Crescenzo D'Alessandro, Andrey Mokhov, Alexandre V. Bystrov, Alexandre Yakovlev
    Delay/Phase Regeneration Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2007, pp:105-116 [Conf]
  7. Crescenzo D'Alessandro, Delong Shang, Alexandre V. Bystrov, Alexandre Yakovlev, Oleg V. Maevsky
    Multiple-Rail Phase-Encoding for NoC. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2006, pp:107-116 [Conf]
  8. Danil Sokolov, Julian Murphy, Alexandre V. Bystrov, Alexandre Yakovlev
    Improving the Security of Dual-Rail Circuits. [Citation Graph (0, 0)][DBLP]
    CHES, 2004, pp:282-297 [Conf]
  9. Alexandre V. Bystrov, Maciej Koutny, Alexandre Yakovlev
    Visualization of Partial Order Models in VLSI Design Flow. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1089- [Conf]
  10. Agnes Madalinski, Alexandre V. Bystrov, Victor Khomenko, Alexandre Yakovlev
    Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10926-10931 [Conf]
  11. Danil Sokolov, Alexandre V. Bystrov, Alexandre Yakovlev
    STG Optimisation in the Direct Mapping of Asynchronous Circuits . [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10932-10939 [Conf]
  12. Delong Shang, Alexandre V. Bystrov, Alexandre Yakovlev, Deepali Koppad
    On-Line Testing of Globally Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2005, pp:135-140 [Conf]
  13. Julian Murphy, Alexandre V. Bystrov, Alexandre Yakovlev
    Power-Balanced Self Checking Circuits for Cryptographic Chips. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2005, pp:157-162 [Conf]
  14. Deepali Koppad, Danil Sokolov, Alexandre V. Bystrov, Alexandre Yakovlev
    Online Testing by Protocol Decomposition. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2006, pp:263-268 [Conf]
  15. Oleh V. Maevsky, D. J. Kinniment, Alexandre Yakovlev, Alexandre V. Bystrov
    Analysis of the oscillation problem in tri-flops. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:381-384 [Conf]
  16. Alexandre V. Bystrov, Alexandre Yakovlev
    Synthesis of Asynchronous Circuits with Predictable Latency. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:239-243 [Conf]
  17. Agnes Madalinski, Alexandre V. Bystrov, Alexandre Yakovlev
    Visualization of Coding Conflicts in Asynchronous Circuit Design. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:155-160 [Conf]
  18. Alexandre V. Bystrov, I. B. Verbistskaite
    Implementing Model Checking and Equivalence Checking for Time Petri Nets by the RT-MEC Tool. [Citation Graph (0, 0)][DBLP]
    PaCT, 1999, pp:194-199 [Conf]
  19. V. A. Nepomniaschy, Gennady I. Alekseev, Alexandre V. Bystrov, Tatiana G. Churina, Sergey P. Mylnikov, E. V. Okunishnikova
    Petri Net Modelling of Estelle-specified Communication Protocols. [Citation Graph (0, 0)][DBLP]
    PaCT, 1995, pp:94-108 [Conf]
  20. Crescenzo D'Alessandro, Delong Shang, Alexandre V. Bystrov, Alexandre Yakovlev
    PSK Signalling on NoC Buses. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:286-296 [Conf]
  21. Delong Shang, Frank P. Burns, Alexandre V. Bystrov, Alexandre V. Koelmans, Danil Sokolov, Alexandre Yakovlev
    A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:471-480 [Conf]
  22. Nikolai Starodoubtsev, Alexandre V. Bystrov, Alexandre Yakovlev
    Semi-modular Latch Chains for Asynchronous Circuit Design. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2000, pp:168-177 [Conf]
  23. Deepali Koppad, Alexandre V. Bystrov, Alexandre Yakovlev
    Off-Line Testing of Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:730-735 [Conf]
  24. V. A. Nepomniaschy, Gennady I. Alekseev, Alexandre V. Bystrov, Sergey P. Mylnikov, E. V. Okunishnikova, P. A. Chubarev, Tatiana G. Churina
    Verification of Estelle-Specified Communication Protocols Using High-Level Petri Nets. [Citation Graph (0, 0)][DBLP]
    Programming and Computer Software, 2001, v:27, n:2, pp:58-68 [Journal]
  25. Danil Sokolov, Julian Murphy, Alexandre V. Bystrov, Alexandre Yakovlev
    Design and Analysis of Dual-Rail Circuits for Security Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:4, pp:449-460 [Journal]
  26. Alexandre Yakovlev, Stephen B. Furber, René Krenz, Alexandre V. Bystrov
    Design and Analysis of a Self-Timed Duplex Communication System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:7, pp:798-814 [Journal]
  27. D. J. Kinniment, Oleh V. Maevsky, Alexandre V. Bystrov, Gordon Russell, Alexandre Yakovlev
    On-chip structures for timing measurement and test. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2003, v:27, n:9, pp:473-483 [Journal]
  28. Valery A. Nepomniaschy, Gennady I. Alekseev, Victor S. Argirov, Dmitri M. Beloglazov, Alexandre V. Bystrov, Eugene A. Chetvertakov, Tatiana G. Churina, Sergey P. Mylnikov, Ruslan M. Novikov
    Application of Modified Coloured Petri Nets to Modeling and Verification of SDL Specified Communication Protocols. [Citation Graph (0, 0)][DBLP]
    CSR, 2007, pp:303-314 [Conf]
  29. K. T. Gardiner, Alexandre Yakovlev, Alexandre V. Bystrov
    A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2007, pp:223-230 [Conf]
  30. Delong Shang, Alexandre Yakovlev, Frank P. Burns, Fei Xia, Alexandre V. Bystrov
    Low-Cost Online Testing of Asynchronous Handshakes. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2006, pp:225-232 [Conf]
  31. Delong Shang, Alexandre Yakovlev, Albert Koelmans, Danil Sokolov, Alexandre V. Bystrov
    Registers for Phase Difference Based Logic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:6, pp:720-724 [Journal]

Search in 0.017secs, Finished in 0.018secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002