Search the dblp DataBase

Publications of Author

1. Konrad J. Kulikowski, Ming Su, Alexander B. Smirnov, Alexander Taubin, Mark G. Karpovsky, Daniel MacDonald
   Delay Insensitive Encoding and Power Analysis: A Balancing Act. [Citation Graph (0, 0)][DBLP]
   ASYNC, 2005, pp:116-125 [Conf]
   
2. Mark G. Karpovsky, Konrad J. Kulikowski, Alexander Taubin
   Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard. [Citation Graph (0, 0)][DBLP]
   CARDIS, 2004, pp:177-192 [Conf]
   
3. Konrad J. Kulikowski, Alexander Smirnov, Alexander Taubin
   Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks. [Citation Graph (0, 0)][DBLP]
   CHES, 2006, pp:399-413 [Conf]
   
4. Mark G. Karpovsky, Konrad J. Kulikowski, Alexander Taubin
   Robust Protection against Fault-Injection Attacks on Smart Cards Implementing the Advanced Encryption Standard. [Citation Graph (0, 0)][DBLP]
   DSN, 2004, pp:93-101 [Conf]
   
5. Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin
   Fault Attack Resistant Cryptographic Hardware with Uniform Error Detection. [Citation Graph (0, 0)][DBLP]
   FDTC, 2006, pp:185-195 [Conf]
   
6. Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin
   DPA on Faulty Cryptographic Hardware and Countermeasures. [Citation Graph (0, 0)][DBLP]
   FDTC, 2006, pp:211-222 [Conf]
   
7. Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin
   Power Attacks on Secure Hardware Based on Early Propagation of Data. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2006, pp:131-138 [Conf]
   
8. Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin
   Robust codes and robust, fault-tolerant architectures of the Advanced Encryption Standard. [Citation Graph (0, 0)][DBLP]
   Journal of Systems Architecture, 2007, v:53, n:2-3, pp:139-149 [Journal]
   
9. 
   Power Balanced Gates Insensitive to Routing Capacitance Mismatch. [Citation Graph (, )][DBLP]
   
   
10. 
    Replacing linear Hamming codes by robust nonlinear codes results in a reliability improvement of memories. [Citation Graph (, )][DBLP]
    
    
11. 
    Comparative Analysis of Robust Fault Attack Resistant Architectures for Public and Private Cryptosystems. [Citation Graph (, )][DBLP]
    
    
12. 
    Asynchronous balanced gates tolerant to interconnect variability. [Citation Graph (, )][DBLP]