The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

John Teifel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. John Teifel, Rajit Manohar
    A High-Speed Clockless Serial Link Transceiver. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2003, pp:151-163 [Conf]
  2. John Teifel, Rajit Manohar
    Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2004, pp:17-27 [Conf]
  3. Rajit Manohar, Clinton Kelly IV, John Teifel, David Fang, David Biermann
    Energy-Efficient Pipelines. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2002, pp:23-0 [Conf]
  4. David Fang, John Teifel, Rajit Manohar
    A High-Performance Asynchronous FPGA: Test Results. [Citation Graph (0, 0)][DBLP]
    FCCM, 2005, pp:271-272 [Conf]
  5. Song Peng, David Fang, John Teifel, Rajit Manohar
    Automated synthesis for asynchronous FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:163-173 [Conf]
  6. John Teifel, Rajit Manohar
    Highly pipelined asynchronous FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 2004, pp:133-142 [Conf]
  7. John Teifel, Rajit Manohar
    Programmable Asynchronous Pipeline Arrays. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:345-354 [Conf]
  8. John Teifel, Rajit Manohar
    An Asynchronous Dataflow FPGA Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:11, pp:1376-1392 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002