|
Search the dblp DataBase
Hubert Kaeslin:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Thomas Villiger, Hubert Kaeslin, Frank K. Gürkaynak, Stephan Oetiker, Wolfgang Fichtner
Self-Timed Ring for Globally-Asynchronous Locally-Synchronous Systems. [Citation Graph (0, 0)][DBLP] ASYNC, 2003, pp:141-150 [Conf]
- Thomas Villiger, Stephan Oetiker, Frank K. Gürkaynak, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner
A Functional Test Methodology for Globally-Asynchronous Locally-Synchronous Systems. [Citation Graph (0, 0)][DBLP] ASYNC, 2002, pp:181-189 [Conf]
- Frank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner
GALS at ETH Zurich: Success or Failure. [Citation Graph (0, 0)][DBLP] ASYNC, 2006, pp:150-159 [Conf]
- A. K. Lutz, J. Treichler, Frank K. Gürkaynak, Hubert Kaeslin, G. Basler, Antonia Erni, S. Reichmuth, P. Rommens, Stephan Oetiker, Wolfgang Fichtner
2Gbit/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis. [Citation Graph (0, 0)][DBLP] CHES, 2002, pp:144-158 [Conf]
- Felix Bürgin, Flavio Carbognani, Martin Hediger, Hektor Meier, Robert Meyer-Piening, Rafael Santschi, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner
Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm. [Citation Graph (0, 0)][DBLP] DAC, 2006, pp:558-561 [Conf]
- Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner
Two-phase resonant clocking for ultra-low-power hearing aid applications. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:73-78 [Conf]
- Frank K. Gürkaynak, Andreas Burg, Norbert Felber, Wolfgang Fichtner, D. Gasser, F. Hug, Hubert Kaeslin
A 2 Gb/s balanced AES crypto-chip implementation. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2004, pp:39-44 [Conf]
- H. Bonnenberg, Andreas Curiger, Norbert Felber, Hubert Kaeslin, Xuejia Lai
VLSI Implementation of a New Block Cipher. [Citation Graph (0, 0)][DBLP] ICCD, 1991, pp:510-513 [Conf]
- Andreas Burg, Frank K. Gürkaynak, Hubert Kaeslin, Wolfgang Fichtner
Variable delay ripple carry adder with carry chain interrupt detection. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:113-116 [Conf]
- H. Bonnenberg, Andreas Curiger, Norbert Felber, Hubert Kaeslin, R. Zimmermann, Wolfgang Fichtner
VINCI: Secure Test of a VLSI High-Speed Encryption System. [Citation Graph (0, 0)][DBLP] ITC, 1993, pp:782-790 [Conf]
- Manfred Stadler, Thomas Röwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner, Markus Thalmann
Functional verification of intellectual properties (IP): a simulation-based solution for an application-specific instruction-set processor. [Citation Graph (0, 0)][DBLP] ITC, 1999, pp:414-420 [Conf]
- Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner
Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications. [Citation Graph (0, 0)][DBLP] PATMOS, 2005, pp:446-455 [Conf]
- Robert Rogenmoser, Hubert Kaeslin, Tobias Blickle
Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits. [Citation Graph (0, 0)][DBLP] PPSN, 1996, pp:849-858 [Conf]
- Hubert Kaeslin
Application of Graph Theory to Topology Generation for Logic Gates. [Citation Graph (0, 0)][DBLP] WG, 1988, pp:304-316 [Conf]
- Frank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner
Design Challenges for a Differential-Power-Analysis Aware GALS-based AES Crypto ASIC. [Citation Graph (0, 0)][DBLP] Electr. Notes Theor. Comput. Sci., 2006, v:146, n:2, pp:133-149 [Journal]
- Manfred Stadler, Markus Thalmann, Thomas Röwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner
Design and Verification of a Stack Processor Virtual Component. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2001, v:21, n:2, pp:69-80 [Journal]
- Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner
42% power savings through glitch-reducing clocking strategy in a hearing aid application. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Tim Weyrich, Cyril Flaig, Simon Heinzle, Simon Mall, Timo Aila, Kaspar Rohrer, Daniel B. Fasnacht, Norbert Felber, Stephan Oetiker, Hubert Kaeslin, Mario Botsch, Markus H. Gross
A hardware architecture for surface splatting. [Citation Graph (0, 0)][DBLP] ACM Trans. Graph., 2007, v:26, n:3, pp:90- [Journal]
Search in 0.002secs, Finished in 0.305secs
|