Search the dblp DataBase

Publications of Author

1. Frederic Worm, Patrick Thiran, Paolo Ienne
   A Unified Coding Framework for Delay-Insensitivity. [Citation Graph (0, 0)][DBLP]
   ASYNC, 2005, pp:201-211 [Conf]
   
2. Frederic Worm, Paolo Ienne, Patrick Thiran
   Soft self-synchronising codes for self-calibrating communication. [Citation Graph (0, 0)][DBLP]
   ICCAD, 2004, pp:440-447 [Conf]
   
3. Patrick Thiran, Jean-Yves Le Boudec, Frederic Worm
   Network Calculus Applied to Optimal Smoothing. [Citation Graph (0, 0)][DBLP]
   INFOCOM, 2001, pp:1474-1483 [Conf]
   
4. Frederic Worm, Patrick Thiran, Paolo Ienne
   Designing Robust Checkers in the Presence of Massive Timing Errors. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2006, pp:281-286 [Conf]
   
5. Frederic Worm, Paolo Ienne, Patrick Thiran, Giovanni De Micheli
   Self-calibrating networks-on-chip. [Citation Graph (0, 0)][DBLP]
   ISCAS (3), 2005, pp:2361-2364 [Conf]
   
6. Frederic Worm, Patrick Thiran, Paolo Ienne
   Optimizing Checking-Logic for Reliability-Agnostic Control of Self-Calibrating Designs. [Citation Graph (0, 0)][DBLP]
   ISQED, 2007, pp:861-866 [Conf]
   
7. Paolo Ienne, Patrick Thiran, Giovanni De Micheli, Frederic Worm
   An Adaptive Low-Power Transmission Scheme for On-Chip Networks. [Citation Graph (0, 0)][DBLP]
   ISSS, 2002, pp:92-100 [Conf]
   
8. Frederic Worm, Paolo Ienne, Patrick Thiran, Giovanni De Micheli
   On-Chip Self-Calibrating Communication Techniques Robust to Electrical Parameter Variations. [Citation Graph (0, 0)][DBLP]
   IEEE Design & Test of Computers, 2004, v:21, n:6, pp:524-535 [Journal]
   
9. Frederic Worm, Paolo Ienne, Patrick Thiran, Giovanni De Micheli
   A robust self-calibrating transmission scheme for on-chip networks. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2005, v:13, n:1, pp:126-139 [Journal]