The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Crescenzo D'Alessandro: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Crescenzo D'Alessandro, Andrey Mokhov, Alexandre V. Bystrov, Alexandre Yakovlev
    Delay/Phase Regeneration Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2007, pp:105-116 [Conf]
  2. Crescenzo D'Alessandro, Delong Shang, Alexandre V. Bystrov, Alexandre Yakovlev, Oleg V. Maevsky
    Multiple-Rail Phase-Encoding for NoC. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2006, pp:107-116 [Conf]
  3. Crescenzo D'Alessandro, Delong Shang, Alexandre V. Bystrov, Alexandre Yakovlev
    PSK Signalling on NoC Buses. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:286-296 [Conf]
  4. Simon Ogg, Enrico Valli, Crescenzo D'Alessandro, Alexandre Yakovlev, Bashir M. Al-Hashimi, Luca Benini
    Reducing Interconnect Cost in NoC through Serialized Asynchronous Links. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:219- [Conf]
  5. Crescenzo D'Alessandro, Nikolaos Minas, Keith Heron, David Kinniment, Alexandre Yakovlev
    NoC Communication Strategies Using Time-to-Digital Conversion. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:65-74 [Conf]

  6. Serialized Asynchronous Links for NoC. [Citation Graph (, )][DBLP]


  7. Global interconnections in FPGAs: modeling and performance analysis. [Citation Graph (, )][DBLP]


  8. Implementation of Wave-Pipelined Interconnects in FPGAs. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002