Search the dblp DataBase

Publications of Author

1. Robert B. Reese, Mitchell A. Thornton, Cherrice Traver
   A Coarse-Grain Phased Logic CPU. [Citation Graph (0, 0)][DBLP]
   ASYNC, 2003, pp:2-13 [Conf]
   
2. Kenneth Fazel, Mitchell A. Thornton, Robert B. Reese
   PLFire: A Visualization Tool for Asynchronous Phased Logic Designs. [Citation Graph (0, 0)][DBLP]
   DATE, 2003, pp:11096-11097 [Conf]
   
3. Mitchell A. Thornton, Kenneth Fazel, Robert B. Reese, Cherrice Traver
   Generalized Early Evaluation in Self-Timed Circuits. [Citation Graph (0, 0)][DBLP]
   DATE, 2002, pp:255-259 [Conf]
   
4. Kenneth Fazel, Lun Li, Mitchell A. Thornton, Robert B. Reese, Cherrice Traver
   Performance enhancement in phased logic circuits using automatic slack-matching buffer insertion. [Citation Graph (0, 0)][DBLP]
   ACM Great Lakes Symposium on VLSI, 2004, pp:413-416 [Conf]
   
5. Richard Auletta, Robert B. Reese, Cherrice Traver
   A Comparison of Synchronous and Asynchronous FSMD Designs. [Citation Graph (0, 0)][DBLP]
   ICCD, 1993, pp:178-182 [Conf]
   
6. Hemang Lavana, Franc Brglez, Robert B. Reese, Gangadhar Konduri, Anantha Chandrakasan
   OpenDesign: An Open User-Configurable Project Environment for Collaborative Design and Execution on the Internet. [Citation Graph (0, 0)][DBLP]
   ICCD, 2000, pp:567-570 [Conf]
   
7. Robert B. Reese, Mitchell A. Thornton, Cherrice Traver
   Arithmetic Logic Circuits Using Self-Timed Bit Level Dataflow and Early Evaluation. [Citation Graph (0, 0)][DBLP]
   ICCD, 2001, pp:18-23 [Conf]
   
8. Hemang Lavana, Franc Brglez, Robert B. Reese
   User-configurable experimental design flows on the web: the ISCAS'99 experiments. [Citation Graph (0, 0)][DBLP]
   ISCAS (6), 1999, pp:440-443 [Conf]
   
9. Robert B. Reese, Mitchell A. Thornton, Cherrice Traver
   A Fine-Grain Phased Logic CPU. [Citation Graph (0, 0)][DBLP]
   ISVLSI, 2003, pp:70-79 [Conf]
   
10. Robert B. Reese, Mitchell A. Thornton, Cherrice Traver
    A Coarse-Grain Phased Logic CPU. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:7, pp:788-799 [Journal]
    
11. Robert B. Reese, Mitchell A. Thornton, Cherrice Traver, David Hemmendinger
    Early evaluation for performance enhancement in phased logic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:4, pp:532-550 [Journal]