The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jihong Ren: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mark R. Greenstreet, Jihong Ren
    Surfing Interconnect. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2006, pp:98-106 [Conf]
  2. Suwen Yang, Mark R. Greenstreet, Jihong Ren
    A Jitter Attenuating Timing Chain. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2007, pp:25-38 [Conf]
  3. Jihong Ren, Mark R. Greenstreet
    Synthesizing optimal filters for crosstalk-cancellation for high-speed buses. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:592-597 [Conf]
  4. Jihong Ren, Mark R. Greenstreet
    A unified optimization framework for equalization filter synthesis. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:638-643 [Conf]
  5. Jihong Ren, Mark R. Greenstreet
    A Signal Integrity Test Bed for PCB Buses. [Citation Graph (0, 0)][DBLP]
    ICCD, 2004, pp:132-137 [Conf]
  6. Jihong Ren, Mark R. Greenstreet
    Equalizing Filter Design for Crosstalk Cancellation. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2003, pp:272-274 [Conf]
  7. Jihong Ren, Mark R. Greenstreet
    Crosstalk Cancellation for Realistic PCB Buses. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:48-57 [Conf]

  8. Stochastic steady-state and AC analyses of mixed-signal systems. [Citation Graph (, )][DBLP]


Search in 0.023secs, Finished in 0.023secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002