Search the dblp DataBase

Publications of Author

1. S. Biswas, P. Srikanth, R. Jha, S. Mukhopadhyay, A. Patra, D. Sarkar
   On-Line Testing of Digital Circuits for n-Detect and Bridging Fault Models. [Citation Graph (0, 0)][DBLP]
   Asian Test Symposium, 2005, pp:88-93 [Conf]
   
2. Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra
   A BIST Approach to On-Line Monitoring of Digital VLSI Circuits: A CAD Tool. [Citation Graph (0, 0)][DBLP]
   Asian Test Symposium, 2004, pp:184-189 [Conf]
   
3. S. Biswas, S. Mukhopadhyay, P. Patra, D. Sarkar
   Concurrent Testing of Digital Circuits for Advanced Fault Models. [Citation Graph (0, 0)][DBLP]
   DDECS, 2006, pp:204-209 [Conf]
   
4. Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra
   Optimization of the Theory of FDD of DES for Alleviation of the State Explosion Problem and Development of CAD Tools for On-line Testing of Digital VLSI Circuits. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2004, pp:184-0 [Conf]
   
5. Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra
   A discrete event systems approach to online testing of digital VLSI circuits. [Citation Graph (0, 0)][DBLP]
   SMC (2), 2004, pp:1699-1704 [Conf]
   
6. Abhijit Chatterjee, A. Keshavarzi, Amit Patra, Siddhartha Mukhopadhyay
   Test Methodologies in the Deep Submicron Era -- Analog, Mixed-Signal, and RF. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2005, pp:12-13 [Conf]
   
7. Prodip Bhowal, Dipankar Sarkar, Siddhartha Mukhopadhyay, Anupam Basu
   Fault diagnosis in discrete time hybrid systems - A case study. [Citation Graph (0, 0)][DBLP]
   Inf. Sci., 2007, v:177, n:5, pp:1290-1308 [Journal]
   
8. Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra
   A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation. [Citation Graph (0, 0)][DBLP]
   J. Electronic Testing, 2005, v:21, n:5, pp:503-537 [Journal]
   
9. 
   FPGA based chip emulation system for test development and verification of analog and mixed signal circuits (abstract only). [Citation Graph (, )][DBLP]
   
   
10. 
    An efficient approach to model distortion in weakly nonlinear Gm - C filters. [Citation Graph (, )][DBLP]
    
    
11. 
    A New Approach for Estimation of On-Resistance and Current Distribution in Power Array Layouts. [Citation Graph (, )][DBLP]
    
    
12. 
    An Efficient Method for Bottom-Up Extraction of Analog Behavioral Model Parameters. [Citation Graph (, )][DBLP]