The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yves Bertrand: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Florence Azaïs, André Ivanov, Michel Renovell, Yves Bertrand
    A Methodology and Design for Effective Testing of Voltage-Controlled Oscillators (VCOs. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1998, pp:383-387 [Conf]
  2. Luigi Carro, Érika F. Cota, Marcelo Lubaszewski, Yves Bertrand, Florence Azaïs, Michel Renovell
    TI-BIST: a temperature independent analog BIST for switched-capacitor filters. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:78-83 [Conf]
  3. S. Lavabre, Yves Bertrand, Michel Renovell, Christian Landrault
    Test configurations to enhance the testability of sequential circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:160-168 [Conf]
  4. Michel Renovell, Florence Azaïs, Yves Bertrand
    A design-for-test technique for multistage analog circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:113-119 [Conf]
  5. Michel Renovell, Florence Azaïs, J-C. Bodin, Yves Bertrand
    BISTing Switched-Current Circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1998, pp:372-377 [Conf]
  6. Michel Renovell, Jean Marc Galliere, Florence Azaïs, Yves Bertrand
    Delay Testing of MOS Transistor with Gate Oxide Short. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2003, pp:168-173 [Conf]
  7. Michel Renovell, P. Huc, Yves Bertrand
    Serial transistor network modeling for bridging fault simulation. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:100-106 [Conf]
  8. Florence Azaïs, Serge Bernard, Yves Bertrand, Michel Renovell
    Implementation of a linear histogram BIST for ADCs. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:590-595 [Conf]
  9. Vincent Beroulle, Yves Bertrand, Laurent Latorre, Pascal Nouet
    On the Use of an Oscillation-Based Test Methodology for CMOS Micro-Electro-Mechanical Systems. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1120- [Conf]
  10. Érika F. Cota, Michel Renovell, Florence Azaïs, Yves Bertrand, Luigi Carro, Marcelo Lubaszewski
    Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filte. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:226-0 [Conf]
  11. Laurent Latorre, Yves Bertrand, P. Hazard, F. Pressecq, Pascal Nouet
    Design, Characterization & Modelling of a CMOS Magnetic Field Sensor. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:239-243 [Conf]
  12. Michel Renovell, Florence Azaïs, Yves Bertrand
    Optimized Implementations of the Multi-Configuration DFT Technique for Analog Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:815-821 [Conf]
  13. Yves Bertrand, Marie-Lise Flottes, Florence Azaïs, Serge Bernard, Laurent Latorre, Regis Lorival
    European Network for Test Education. [Citation Graph (0, 0)][DBLP]
    DELTA, 2002, pp:230-234 [Conf]
  14. Marie-Lise Flottes, Yves Bertrand, L. Balado, E. Lupon, Anton Biasizzo, Franc Novak, Stefano Di Carlo, Paolo Prinetto, N. Pricopi, Hans-Joachim Wunderlich
    Digital, Memory and Mixed-Signal Test Engineering Education: Five Centres of Competence in Europ. [Citation Graph (0, 0)][DBLP]
    DELTA, 2004, pp:135-139 [Conf]
  15. Serge Bernard, Florence Azaïs, Yves Bertrand, Michel Renovell
    Analog BIST Generator for ADC Testing. [Citation Graph (0, 0)][DBLP]
    DFT, 2001, pp:338-346 [Conf]
  16. Yves Bertrand, Guillaume Damiand, Christophe Fiorio
    Topological Encoding of 3D Segmented Images. [Citation Graph (0, 0)][DBLP]
    DGCI, 2000, pp:311-324 [Conf]
  17. Yves Bertrand, Christophe Fiorio, Yann Pennaneach
    Border Map: A Topological Representation for nD Image Analysis. [Citation Graph (0, 0)][DBLP]
    DGCI, 1999, pp:242-257 [Conf]
  18. Michel Renovell, P. Huc, Yves Bertrand
    The Configuration Ratio: A Model for Simulating CMOS Intra-Gate Bridge with Variable Logic Thresholds. [Citation Graph (0, 0)][DBLP]
    EDCC, 1994, pp:165-177 [Conf]
  19. Michel Renovell, P. Huc, Yves Bertrand
    The Logic Threshold Based Voting: A Model for Local Feedback Bridging Fault. [Citation Graph (0, 0)][DBLP]
    EDCC, 1996, pp:205-213 [Conf]
  20. Florence Azaïs, Serge Bernard, Yves Bertrand, Michel Renovell
    On-chip Generator of a Saw-Tooth Test Stimulus for ADC BIST. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2001, pp:425-436 [Conf]
  21. Vincent Beroulle, Yves Bertrand, Laurent Latorre, Pascal Nouet
    Noise optimisation of a piezoresistive CMOS MEMS for magnetic field sensing. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2001, pp:461-472 [Conf]
  22. Serge Bernard, Mariane Comte, Florence Azaïs, Yves Bertrand, Michel Renovell
    A New Methodology For ADC Test Flow Optimization. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:201-209 [Conf]
  23. Yves Bertrand, Frédéric Bancel, Michel Renovell
    Multiconfiguration Technique to Reduce Test Duration for Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    ITC, 1993, pp:989-997 [Conf]
  24. Michel Renovell, Yves Bertrand
    Test Strategy Sensitivity to Defect Parameters. [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:607-616 [Conf]
  25. Michel Renovell, Jean Marc Galliere, Florence Azaïs, Serge Bernard, Yves Bertrand
    Boolean and current detection of MOS transistor with gate oxide short. [Citation Graph (0, 0)][DBLP]
    ITC, 2001, pp:1039-1048 [Conf]
  26. Michel Renovell, André Ivanov, Yves Bertrand, Florence Azaïs, Sumbal Rafiq
    Optimal conditions for Boolean and current detection of floating gate faults. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:477-486 [Conf]
  27. Yves Bertrand, Florence Azaïs, Marie-Lise Flottes, Regis Lorival
    A Successful Distance-Learning Experience for IC Test Education. [Citation Graph (0, 0)][DBLP]
    MSE, 1999, pp:20-21 [Conf]
  28. Yves Bertrand, Marie-Lise Flottes, L. Balado, Joan Figueras, Anton Biasizzo, Franc Novak, Stefano Di Carlo, Paolo Prinetto, N. Pricopi, Hans-Joachim Wunderlich, J.-P. Van der Heyden
    Test Engineering Education in Europe: the EuNICE-Test Project. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:85-86 [Conf]
  29. Yves Bertrand, Jean-François Dufourd, Jean Françon, Pascal Lienhardt
    Algebraic Specification and Development in Geometric Modeling. [Citation Graph (0, 0)][DBLP]
    TAPSOFT, 1993, pp:75-89 [Conf]
  30. Yves Bertrand, Frédéric Bancel, Michel Renovell
    A DFT Technique to Improve ATPG Efficiency for Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:51-54 [Conf]
  31. Vincent Beroulle, Yves Bertrand, Laurent Latorre, Pascal Nouet
    Evaluation of the Oscillation-based Test Methodology for Micro-Electro-Mechanical Systems. [Citation Graph (0, 0)][DBLP]
    VTS, 2002, pp:439-444 [Conf]
  32. Florence Azaïs, Serge Bernard, Yves Bertrand, Xavier Michel, Michel Renovell
    A Low-Cost Adaptive Ramp Generator for Analog BIST Applications. [Citation Graph (0, 0)][DBLP]
    VTS, 2001, pp:266-271 [Conf]
  33. Florence Azaïs, Michel Renovell, Yves Bertrand, J-C. Bodin
    Design-For-Testability for Switched-Current Circuits. [Citation Graph (0, 0)][DBLP]
    VTS, 1998, pp:370-375 [Conf]
  34. Michel Renovell, Florence Azaïs, Yves Bertrand
    The multi-configuration: A DFT technique for analog circuits. [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:54-59 [Conf]
  35. Michel Renovell, Florence Azaïs, Serge Bernard, Yves Bertrand
    Hardware Resource Minimization for Histogram-Based ADC BIST. [Citation Graph (0, 0)][DBLP]
    VTS, 2000, pp:247-254 [Conf]
  36. Michel Renovell, P. Huc, Yves Bertrand
    The concept of resistance interval: a new parametric model for realistic resistive bridging fault. [Citation Graph (0, 0)][DBLP]
    VTS, 1995, pp:184-189 [Conf]
  37. Michel Renovell, P. Huc, Yves Bertrand
    Bridging fault coverage improvement by power supply control. [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:338-343 [Conf]
  38. Franck Ledoux, Agnès Arnould, Pascale Le Gall, Yves Bertrand
    Geometric Modelling with CASL. [Citation Graph (0, 0)][DBLP]
    WADT, 2001, pp:176-200 [Conf]
  39. Sylvain Thery, Dominique Bechmann, Yves Bertrand
    N-Dimensional Gregory-Bezier for N-Dimensional Cellular Complexes. [Citation Graph (0, 0)][DBLP]
    WSCG (Short Papers), 2001, pp:16-23 [Conf]
  40. Yves Bertrand, Jean-François Dufourd
    Algebraic Specification of a 3D-Modeler Based on Hypermaps. [Citation Graph (0, 0)][DBLP]
    CVGIP: Graphical Model and Image Processing, 1994, v:56, n:1, pp:29-60 [Journal]
  41. Guillaume Damiand, Yves Bertrand, Christophe Fiorio
    Topological model for two-dimensional image representation: definition and optimal extraction algorithm. [Citation Graph (0, 0)][DBLP]
    Computer Vision and Image Understanding, 2004, v:93, n:2, pp:111-154 [Journal]
  42. Florence Azaïs, Yves Bertrand, Michel Renovell, André Ivanov, Sassan Tabatabaei
    An All-Digital DFT Scheme for Testing Catastrophic Faults in PLLs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2003, v:20, n:1, pp:60-67 [Journal]
  43. Michel Renovell, Florence Azaïs, Yves Bertrand
    Improving Defect Detection in Static-Voltage Testing. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2002, v:19, n:6, pp:83-89 [Journal]
  44. Jean Marc Galliere, Michel Renovell, Florence Azaïs, Yves Bertrand
    Delay Testing Viability of Gate Oxide Short Defects. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:2, pp:195-200 [Journal]
  45. Sylvain Brandel, Dominique Bechmann, Yves Bertrand
    Thickening: an operation for animation. [Citation Graph (0, 0)][DBLP]
    Journal of Visualization and Computer Animation, 2000, v:11, n:5, pp:261-277 [Journal]
  46. André Ivanov, Sumbal Rafiq, Michel Renovell, Florence Azaïs, Yves Bertrand
    On the detectability of CMOS floating gate transistor faults. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:1, pp:116-128 [Journal]
  47. Jean Françon, Yves Bertrand
    Topological 3D-manifolds: a statistical study of the cells. [Citation Graph (0, 0)][DBLP]
    Theor. Comput. Sci., 2000, v:234, n:1-2, pp:233-254 [Journal]
  48. Franck Ledoux, Jean-Marc Mota, Agnès Arnould, Catherine Dubois, Pascale Le Gall, Yves Bertrand
    Spécifications formelles du chanfreinage. [Citation Graph (0, 0)][DBLP]
    Technique et Science Informatiques, 2002, v:21, n:8, pp:1073-1098 [Journal]
  49. Sylvain Prat, Patrick Gioia, Yves Bertrand, Daniel Meneveaux
    Connectivity compression in an arbitrary dimension. [Citation Graph (0, 0)][DBLP]
    The Visual Computer, 2005, v:21, n:8-10, pp:876-885 [Journal]
  50. Sebastien Horna, Guillaume Damiand, Daniel Meneveaux, Yves Bertrand
    Building 3D indoor scenes topology from 2D architectural plans. [Citation Graph (0, 0)][DBLP]
    GRAPP (GM/R), 2007, pp:37-44 [Conf]
  51. Florence Azaïs, Serge Bernard, Yves Bertrand, Mariane Comte, Michel Renovell
    A-to-D converters static error detection from dynamic parameter measurement. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2003, v:34, n:10, pp:945-953 [Journal]
  52. Florence Azaïs, Serge Bernard, Yves Bertrand, Mariane Comte, Michel Renovell
    Efficiency of Optimized Dynamic Test Flows for ADCs: Sensitivity to Specifications. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2005, v:21, n:3, pp:291-298 [Journal]

  53. Generic computation of bulletin boards into geometric kernels. [Citation Graph (, )][DBLP]


  54. On-chip analog output response compaction. [Citation Graph (, )][DBLP]


  55. MOSAIC: a multiple-strategy oriented sequential ATPG for integrated circuits. [Citation Graph (, )][DBLP]


  56. An analysis of the timing behavior of CMOS digital blocks under Simultaneous Switching Noise conditions. [Citation Graph (, )][DBLP]


  57. On the Detection of SSN-Induced Logic Errors through On-Chip Monitoring. [Citation Graph (, )][DBLP]


  58. Considerations on Improving the Design of CUFF Electrode for ENG Recording - Geometrical Approach, Dedicated IC, Sensitivity, Noise Rejection. [Citation Graph (, )][DBLP]


  59. Multipolar Electrode and Preamplifier Design for ENG-Signal Acquisition. [Citation Graph (, )][DBLP]


  60. Consistency constraints and 3D building reconstruction. [Citation Graph (, )][DBLP]


Search in 0.022secs, Finished in 0.027secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002