The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alfredo Benso: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    Memory Read Faults: Taxonomy and Automatic Test Generation. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2001, pp:157-163 [Conf]
  2. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    Specification and Design of a New Memory Fault Simulator. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2002, pp:92-97 [Conf]
  3. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto, Luca Tagliaferri
    Control-Flow Checking via Regular Expressions. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2001, pp:299-303 [Conf]
  4. Andrea Baldini, Alfredo Benso, Paolo Prinetto, Sergio Mo, Andrea Taddei
    Beyond UML to an End-of-Line Functional Test Engine. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:499-505 [Conf]
  5. Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    Automatic march tests generations for static linked faults in SRAMs. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:1258-1263 [Conf]
  6. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    SEU effect analysis in an open-source router via a distributed fault injection environment. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:219-225 [Conf]
  7. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    An Optimal Algorithm for the Automatic Generation of March Tests. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:938-943 [Conf]
  8. Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    A Unique March Test Algorithm for the Wide Spread of Realistic Memory Faults in SRAMs. [Citation Graph (0, 0)][DBLP]
    DDECS, 2006, pp:157-158 [Conf]
  9. Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    Automatic March Tests Generation for Multi-Port SRAMs. [Citation Graph (0, 0)][DBLP]
    DELTA, 2006, pp:385-392 [Conf]
  10. Andrea Baldini, Alfredo Benso, Silvia Chiusano, Paolo Prinetto
    'BOND': An Interposition Agents Based Fault Injector for Windows NT. [Citation Graph (0, 0)][DBLP]
    DFT, 2000, pp:387-395 [Conf]
  11. Alfredo Benso, Silvia Chiusano, Paolo Prinetto, P. Simonotti, G. Ugo
    Self-Repairing in a Micro-Programmed Processor for Dependable Applications. [Citation Graph (0, 0)][DBLP]
    DFT, 2000, pp:231-239 [Conf]
  12. Alfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Jaan Raik, Raimund Ubar
    Exploiting High-Level Descriptions for Circuits Fault Tolerance Assessments. [Citation Graph (0, 0)][DBLP]
    DFT, 1997, pp:212-217 [Conf]
  13. Alfredo Benso, Maurizio Rebaudengo, Matteo Sonza Reorda, Pierluigi Civera
    An Integrated HW and SW Fault Injection Environment for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    DFT, 1998, pp:117-0 [Conf]
  14. Alfredo Benso, Silvia Chiusano, Paolo Prinetto, Luca Tagliaferri
    A C/C++ Source-to-Source Compiler for Dependable Applications. [Citation Graph (0, 0)][DBLP]
    DSN, 2000, pp:71-0 [Conf]
  15. Alfredo Benso, Stefano Di Carlo, Silvia Chiusano, Paolo Prinetto, Fabio Ricciato, Monica Lobetti Bodoni, Maurizio Spadari
    On Integrating a Proprietary and a Commercial Architecture for Optimal BIST Performances in SoCs. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:539-540 [Conf]
  16. Alfredo Benso, Stefano Martinetto, Paolo Prinetto, Riccardo Mariani
    An SEU Injection Tool to Evaluate DSP-Based Architectures for Space Applications. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:537-538 [Conf]
  17. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    A Watchdog Processor to Detect Data and Control Flow Errors. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:144-148 [Conf]
  18. Alfredo Benso, Silvia Chiusano, Giorgio Di Natale, Paolo Prinetto, Monica Lobetti Bodoni
    A Family of Self-Repair SRAM Cores. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2000, pp:214-218 [Conf]
  19. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto, I. Solcia, Luca Tagliaferri
    FAUST: FAUlt-injection Script-based Tool. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:160- [Conf]
  20. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Luca Tagliaferri, Paolo Prinetto
    Validation of a Software Dependability Tool via Fault Injection Experiments. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2001, pp:3-8 [Conf]
  21. Alfredo Benso, Silvia Chiusano, Paolo Prinetto
    A COTS Wrapping Toolkit for Fault Tolerant Applications under Windows NT. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2000, pp:9-16 [Conf]
  22. Andrea Baldini, Alfredo Benso, Paolo Prinetto, Sergio Mo, Andrea Taddei
    Towards a unified test process: from UML to end-of-line functional test. [Citation Graph (0, 0)][DBLP]
    ITC, 2001, pp:600-608 [Conf]
  23. Andrea Baldini, Alfredo Benso, Paolo Prinetto, Sergio Mo, Andrea Taddei
    Efficient Design of System Test: A Layered Architecture. [Citation Graph (0, 0)][DBLP]
    ITC, 2002, pp:930-939 [Conf]
  24. Alfredo Benso
    Self-Testing and Self-Healing via Mobile Agents. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:1320- [Conf]
  25. Alfredo Benso, Silvia Chiusano, Stefano Di Carlo, Paolo Prinetto, Fabio Ricciato, Maurizio Spadari, Yervant Zorian
    HD/sup 2/BIST: a hierarchical framework for BIST scheduling, data patterns delivering and diagnosis in SoCs. [Citation Graph (0, 0)][DBLP]
    ITC, 2000, pp:892-901 [Conf]
  26. Alfredo Benso, Silvia Cataldo, Silvia Chiusano, Paolo Prinetto, Yervant Zorian
    HD-BIST: a hierarchical framework for BIST scheduling and diagnosis in SOCs. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:1038-1044 [Conf]
  27. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    Static Analysis of SEU Effects on Software Applications. [Citation Graph (0, 0)][DBLP]
    ITC, 2002, pp:500-508 [Conf]
  28. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto, Monica Lobetti Bodoni
    A programmable BIST architecture for clusters of multiple-port SRAMs. [Citation Graph (0, 0)][DBLP]
    ITC, 2000, pp:557-566 [Conf]
  29. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto, Luca Tagliaferri
    Data Critically Estimation In Software Applications. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:802-810 [Conf]
  30. Alfredo Benso, Silvia Chiusano, Paolo Prinetto
    A software development kit for dependable applications in embedded systems. [Citation Graph (0, 0)][DBLP]
    ITC, 2000, pp:170-178 [Conf]
  31. Alfredo Benso, Silvia Chiusano, Paolo Prinetto, Simone Giovannetti, Riccardo Mariani, Silvano Motto
    Testing an MCM for high-energy physics experiments: a case study. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:38-46 [Conf]
  32. Alfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda
    A fault injection environment for microprocessor-based boards. [Citation Graph (0, 0)][DBLP]
    ITC, 1998, pp:768-773 [Conf]
  33. Monica Lobetti Bodoni, Alessio Pricco, Alfredo Benso, Silvia Chiusano, Paolo Prinetto
    An on-line BISTed SRAM IP core. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:993-1000 [Conf]
  34. Liviu Miclea, Enyedi Szilárd, Alfredo Benso
    Itelligent Agents and BIST/BISR - Working Together in Distributed Systems. [Citation Graph (0, 0)][DBLP]
    ITC, 2002, pp:940-946 [Conf]
  35. Liviu Miclea, Enyedi Szilárd, Gavril Toderean, Alfredo Benso, Paolo Prinetto
    Agent Based DBIST/DBISR And Its Web/Wireless Management. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:952-960 [Conf]
  36. Liviu Miclea, Enyedi Szilárd, Gavril Toderean, Alfredo Benso, Paolo Prinetto
    Towards Microagent based DBIST/DBISR. [Citation Graph (0, 0)][DBLP]
    ITC, 2004, pp:867-874 [Conf]
  37. Alfredo Benso, Maurizio Rebaudengo, Matteo Sonza Reorda
    FlexFi: A Flexible Fault Injection Environment for Microprocessor-Based Systems. [Citation Graph (0, 0)][DBLP]
    SAFECOMP, 1999, pp:323-335 [Conf]
  38. Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    Online Self-Repair of FIR Filters. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2003, v:20, n:3, pp:50-57 [Journal]
  39. Alfredo Benso, Silvia Chiusano, Giorgio Di Natale, Paolo Prinetto, Monica Lobetti Bodoni
    Online and Offline BIST in IP-Core Design. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2001, v:18, n:5, pp:92-99 [Journal]
  40. Alfredo Benso, Silvia Chiusano, Paolo Prinetto
    DFT and BIST of a Multichip Module for High-Energy Physics Experiments. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2002, v:19, n:3, pp:94-105 [Journal]
  41. Alfredo Benso, Stefano Di Carlo, Paolo Prinetto, Yervant Zorian
    A Hierarchical Infrastructure for SoC Test Management. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2003, v:20, n:4, pp:32-39 [Journal]
  42. Paolo Prinetto, Alfredo Benso
    Test Technology TC Newsletter. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2004, v:21, n:2, pp:164-165 [Journal]
  43. Andrea Baldini, Alfredo Benso, Paolo Prinetto
    A Dependable Autonomic Computing Environment for Self-Testing of Complex Heterogeneous Systems. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:116, n:, pp:47-57 [Journal]
  44. Alfredo Benso, Maurizio Rebaudengo, Matteo Sonza Reorda
    Fault Injection for Embedded Microprocessor-based Systems. [Citation Graph (0, 0)][DBLP]
    J. UCS, 1999, v:5, n:10, pp:693-711 [Journal]
  45. Alfredo Benso, Silvia Chiusano, Paolo Prinetto
    A Self-Repairing Execution Unit for Microprogrammed Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2001, v:21, n:5, pp:16-22 [Journal]
  46. Andrea Baldini, Alfredo Benso, Paolo Prinetto
    System-level functional testing from UML specifications in end-of-production industrial environments. [Citation Graph (0, 0)][DBLP]
    STTT, 2005, v:7, n:4, pp:326-340 [Journal]
  47. Alfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda
    EXFI: a low-cost fault injection system for embedded microprocessor-based boards. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:4, pp:626-634 [Journal]
  48. Mohammad Hosseinabady, Mohammad Hossein Neishaburi, Zainalabedin Navabi, Alfredo Benso, Stefano Di Carlo, Paolo Prinetto, Giorgio Di Natale
    Analysis of System-Failure Rate Caused by Soft-Errors using a UML-Based Systematic Methodology in an SoC. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2007, pp:205-206 [Conf]
  49. Mohammad Hosseinabady, Pejman Lotfi-Kamran, Giorgio Di Natale, Stefano Di Carlo, Alfredo Benso, Paolo Prinetto
    Single-Event Upset Analysis and Protection in High Speed Circuits. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2006, pp:29-34 [Conf]
  50. Alfredo Benso, Alberto Bosio, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
    A 22n March Test for Realistic Static Linked Faults in SRAMs. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2006, pp:49-54 [Conf]

  51. Differential gene expression graphs: A data structure for classification in DNA microarrays. [Citation Graph (, )][DBLP]


  52. A graph-based representation of Gene Expression profiles in DNA microarrays. [Citation Graph (, )][DBLP]


  53. A new approach to build a low-level malicious fault list starting from high-level description and alternative graphs. [Citation Graph (, )][DBLP]


  54. A Functional Verification Based Fault Injection Environment. [Citation Graph (, )][DBLP]


  55. Are IEEE-1500-Compliant Cores Really Compliant to the Standard?. [Citation Graph (, )][DBLP]


Search in 0.005secs, Finished in 0.007secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002