The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Érika F. Cota: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Luigi Carro, Érika F. Cota, Marcelo Lubaszewski, Yves Bertrand, Florence Azaïs, Michel Renovell
    TI-BIST: a temperature independent analog BIST for switched-capacitor filters. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:78-83 [Conf]
  2. Érika F. Cota, Luigi Carro, Marcelo Lubaszewski
    A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:184-188 [Conf]
  3. Érika F. Cota, Luigi Carro, Marcelo Lubaszewski, Alex Orailoglu
    Test Planning and Design Space Exploration in a Core-Based Environment. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:478-485 [Conf]
  4. Érika F. Cota, Michel Renovell, Florence Azaïs, Yves Bertrand, Luigi Carro, Marcelo Lubaszewski
    Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filte. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:226-0 [Conf]
  5. Marcelo Lubaszewski, Érika F. Cota, Bernard Courtois
    Microsystems Testing: an Approach and Open Problems. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:524-0 [Conf]
  6. Arthur Pereira Frantz, Luigi Carro, Érika F. Cota, Fernanda Lima Kastensmidt
    Evaluating SEU and Crosstalk Effects in Network-on-Chip Routers. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2006, pp:191-192 [Conf]
  7. Benoît Charlot, Salvador Mir, Érika F. Cota, Marcelo Lubaszewski, Bernard Courtois
    Fault modeling of suspended thermal MEMS. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:319-328 [Conf]
  8. Érika F. Cota, Luigi Carro, Flávio Rech Wagner, Marcelo Lubaszewski
    Power-aware NoC Reuse on the Testing of Core-based Systems. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:612-621 [Conf]
  9. Chunsheng Liu, Hamid Sharif, Érika F. Cota, Dhiraj K. Pradhan
    Test Scheduling for Network-on-Chip with BIST and Precedence Constraints. [Citation Graph (0, 0)][DBLP]
    ITC, 2004, pp:1369-1378 [Conf]
  10. Arthur Pereira Frantz, Fernanda Lima Kastensmidt, Luigi Carro, Érika F. Cota
    Evaluation of SEU and crosstalk effects in network-on-chip switches. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:202-207 [Conf]
  11. Antonio Andrade Jr., Érika F. Cota, Marcelo Lubaszewski
    Improving mixed-signal SOC testing: a power-aware reuse-based approach with analog BIST. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2004, pp:105-110 [Conf]
  12. Alexandre M. Amory, Érika F. Cota, Marcelo Lubaszewski, Fernando Gehm Moraes
    Reducing test time with processor reuse in network-on-chip based systems. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2004, pp:111-116 [Conf]
  13. Carlos Roberto Moratelli, Érika F. Cota, Marcelo Lubaszewski
    A cryptography core tolerant to DFA fault attacks. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:190-195 [Conf]
  14. Marcelo Moraes, Érika F. Cota, Luigi Carro, Flávio Rech Wagner, Marcelo Lubaszewski
    A constraint-based solution for on-line testing of processors embedded in real-time applications. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2005, pp:68-73 [Conf]
  15. Érika F. Cota, Márcio Eduardo Kreutz, Cesar Albenes Zeferino, Luigi Carro, Marcelo Lubaszewski, Altamiro Amadeu Susin
    The Impact of NoC Reuse on the Testing of Core-based Systems. [Citation Graph (0, 0)][DBLP]
    VTS, 2003, pp:128-133 [Conf]
  16. Chunsheng Liu, Vikram Iyengar, Jiangfan Shi, Érika F. Cota
    Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking. [Citation Graph (0, 0)][DBLP]
    VTS, 2005, pp:349-354 [Conf]
  17. Érika F. Cota, José Di Elias Domênico, Marcelo Lubaszewski
    A CAT Tool for Frequency-domain Testing and Diagnosis on Analog. [Citation Graph (0, 0)][DBLP]
    J. Braz. Comp. Soc., 1997, v:4, n:2, pp:- [Journal]
  18. Érika F. Cota, Chunsheng Liu
    Constraint-Driven Test Scheduling for NoC-Based Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:11, pp:2465-2478 [Journal]
  19. Érika F. Cota, Luigi Carro, Marcelo Lubaszewski
    Reusing an on-chip network for the test of core-based systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:4, pp:471-499 [Journal]

  20. Embedded software testing: What kind of problem is this? [Citation Graph (, )][DBLP]


  21. Improving yield of torus nocs through fault-diagnosis-and-repair of interconnect faults. [Citation Graph (, )][DBLP]


  22. A fault-tolerant, DFA-resistant AES core. [Citation Graph (, )][DBLP]


  23. Improving the Test of NoC-Based SoCs with Help of Compression Schemes. [Citation Graph (, )][DBLP]


  24. Analysis of the use of declarative languages for enhanced embedded system software development. [Citation Graph (, )][DBLP]


  25. Resource-and-time-aware test strategy for configurable quaternary logic blocks. [Citation Graph (, )][DBLP]


  26. Fault tolerant mechanism to improve yield in NoCs using a reconfigurable router. [Citation Graph (, )][DBLP]


  27. Diagnosis of interconnect shorts in mesh NoCs. [Citation Graph (, )][DBLP]


  28. Crosstalk- and SEU-Aware Networks on Chips. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002