The SCEAS System
Navigation Menu

Search the dblp DataBase


Jawar Singh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. A Triple-Mode Sigma-Delta Modulator Design for Wireless Standards. [Citation Graph (, )][DBLP]

  2. Single Event Upset Detection and Correction. [Citation Graph (, )][DBLP]

  3. Single ended 6T SRAM with isolated read-port for low-power embedded systems. [Citation Graph (, )][DBLP]

  4. Fault Tolerant Reversible Finite Field Arithmetic Circuits. [Citation Graph (, )][DBLP]

  5. A nano-CMOS process variation induced read failure tolerant SRAM cell. [Citation Graph (, )][DBLP]

  6. Fault tolerant bit parallel finite field multipliers using LDPC codes. [Citation Graph (, )][DBLP]

  7. A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead. [Citation Graph (, )][DBLP]

  8. Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems. [Citation Graph (, )][DBLP]

  9. A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies. [Citation Graph (, )][DBLP]

  10. Failure analysis for ultra low power nano-CMOS SRAM under process variations. [Citation Graph (, )][DBLP]

  11. Pseudo parallel architecture for AES with error correction. [Citation Graph (, )][DBLP]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002