The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jun-Weir Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yin-Chao Huang, Chung-Len Lee, Jun-Weir Lin, Jwu E. Chen, Chauchin Su
    A methodology for fault model development for hierarchical linear systems. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:90-95 [Conf]
  2. Jun-Weir Lin, Chung-Len Lee, Chauchin Su, Jwu E. Chen
    Fault diagnosis for linear analog circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:25-30 [Conf]
  3. Jun-Weir Lin, Chung-Len Lee, Jwu E. Chen
    An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1119- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002