The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sam D. Huynh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sam D. Huynh, Seongwon Kim, Mani Soma, Jinyan Zhang
    Dynamic Test Set Generation for Analog Circuits and Systems. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1998, pp:360-365 [Conf]
  2. Sam D. Huynh, Jinyan Zhang, Seongwon Kim, Giri Devarayanadurg, Mani Soma
    Efficient Test Set Design for Analog and Mixed-Signal Circuits and Systems. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1999, pp:239-0 [Conf]
  3. Sam D. Huynh, Seongwon Kim, Mani Soma, Jinyan Zhang
    Testability analysis and multi-frequency ATPG for analog circuits and systems. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:376-383 [Conf]
  4. Jinyan Zhang, Sam D. Huynh, Mani Soma
    A Test Point Insertion Algorithm for Mixed-Signal Circuits. [Citation Graph (0, 0)][DBLP]
    VTS, 1999, pp:319-325 [Conf]
  5. Mani Soma, Sam D. Huynh, Jinyan Zhang, Seongwon Kim, Giri Devarayanadurg
    Hierarchical ATPG for Analog Circuits and Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2001, v:18, n:1, pp:72-81 [Journal]
  6. Giri Devarayanadurg, Mani Soma, Prashant Goteti, Sam D. Huynh
    Test set selection for structural faults in analog IC's. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:7, pp:1026-1039 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002