Marcel Jacomet FANTESTIC: Towards a Powerful Fault Analysis and Test Pattern Generator for Integrated Circuits. [Citation Graph (0, 0)][DBLP] ITC, 1989, pp:633-642 [Conf]
Marcel Jacomet, Walter Guggenbühl Layout-dependent fault analysis and test synthesis for CMOS circuits. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:6, pp:888-899 [Journal]
On Using Fingerprint-Sensors for PIN-Pad Entry. [Citation Graph (, )][DBLP]
An Efficient Hardware Implementation for a Reciprocal Unit. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP