The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rathish Jayabharathi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kee Sup Kim, Rathish Jayabharathi, Craig Carstens
    SpeedGrade: An RTL Path Delay Fault Simulator. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2001, pp:239-243 [Conf]
  2. M. M. Vaseekar Kumar, Spyros Tragoudas, Sreejit Chakravarty, Rathish Jayabharathi
    Implicit and Exact Path Delay Fault Grading in Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:990-995 [Conf]
  3. Rathish Jayabharathi, Thomas Thomas, Earl E. Swartzlander Jr.
    A Comparative Evaluation of Adders Based on Performance and Testability. [Citation Graph (0, 0)][DBLP]
    ICCD, 1993, pp:314-317 [Conf]
  4. Kee Sup Kim, Rathish Jayabharathi, Craig Carstens, Praveen Vishakantaiah, Derek Feltham, Adrian Carbine
    DPDAT: data path direct access testing. [Citation Graph (0, 0)][DBLP]
    ITC, 2001, pp:188-195 [Conf]
  5. Rathish Jayabharathi, Manuel A. d'Abreu, Jacob A. Abraham
    FzCRITIC - A Functional Timing Verifier Using a Novel Fuzzy Delay Model. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:232-235 [Conf]
  6. Abhijit Chatterjee, Rathish Jayabharathi, Pankaj Pant, Jacob A. Abraham
    Non-robust tests for stuck-fault detection using signal waveform analysis: feasibility and advantages. [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:354-361 [Conf]
  7. Rathish Jayabharathi, Kyung Tek Lee, Jacob A. Abraham
    A Novel Solution for Chip-Level Functional Timing Verification. [Citation Graph (0, 0)][DBLP]
    VTS, 1997, pp:137-142 [Conf]

Search in 0.011secs, Finished in 0.011secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002